Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Nicolas Veyrat-Charvillon

dblp:02/3809 · DBLP profile ↗
← Back
16ranked-venue papers
7as first author
0since 2021 · last 2014
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Security and privacy · 14 · 7 first-authorSystems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
10 papers
Hardware security and side channels · 96% Cryptographic primitives and cryptanalysis · 4%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 100%

Topics — the 9 heaviest of 10, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware security and side channels
side-channel attack
1.292014
How to Certify the Leakage of a Chip? · EUROCRYPT 2014
Soft Analytical Side-Channel Attacks · ASIACRYPT (1) 2014
Shuffling against Side-Channel Attacks: A Comprehensive Study with Cautionary Note · ASIACRYPT 2012
Hardware security and side channels › side-channel cryptanalysis › side-channel distinguisher
mutual information analysis
0.222011
Mutual Information Analysis: a Comprehensive Study · J. Cryptol. 2011
Mutual Information Analysis: How, When and Why? · CHES 2009
Hardware security and side channels › side-channel leakage
leakage certification
0.212014
How to Certify the Leakage of a Chip? · EUROCRYPT 2014
Hardware security and side channels › side-channel attack
masking countermeasure
0.112012
Shuffling against Side-Channel Attacks: A Comprehensive Study with Cautionary Note · ASIACRYPT 2012
Hardware security and side channels › side-channel attack
power analysis
0.112011
A Formal Study of Power Variability Issues and Side-Channel Attacks for Nanoscale Devices · EUROCRYPT 2011
Hardware security and side channels › side-channel cryptanalysis
side-channel distinguisher
0.112011
Generic Side-Channel Distinguishers: Improvements and Limitations · CRYPTO 2011
Hardware security and side channels › side-channel attack › power analysis
differential power analysis
0.112010
The World Is Not Enough: Another Look on Second-Order DPA · ASIACRYPT 2010
Cryptographic primitives and cryptanalysis › block cipher
AES
0.112009
Algebraic Side-Channel Attacks on the AES: Why Time also Matters in DPA · CHES 2009
Integrated circuit design
low-power circuit design
0.012011
A Formal Study of Power Variability Issues and Side-Channel Attacks for Nanoscale Devices · EUROCRYPT 2011

Methods — techniques the papers use, named apart from their topics

factor graph · 0.2belief propagation · 0.2information-theoretic analysis · 0.2information theory · 0.1mutual information analysis · 0.1algebraic cryptanalysis · 0.1DPA · 0.1
YearPublicationVenuePosition
2014 Soft Analytical Side-Channel Attacks
Nicolas Veyrat-Charvillon, Benoît Gérard, François-Xavier Standaert
ASIACRYPT (1)1
2014 How to Certify the Leakage of a Chip?
François Durvaux, François-Xavier Standaert, Nicolas Veyrat-Charvillon
EUROCRYPT3
2013 Security Evaluations beyond Computing Power
Nicolas Veyrat-Charvillon, Benoît Gérard, François-Xavier Standaert
EUROCRYPT1
2012 Shuffling against Side-Channel Attacks: A Comprehensive Study with Cautionary Note
Nicolas Veyrat-Charvillon, Marcel Medwed, Stéphanie Kerckhof, François-Xavier Standaert
ASIACRYPT1
2012 Efficient Removal of Random Delays from Embedded Software Implementations Using Hidden Markov Models
François Durvaux, Mathieu Renauld, François-Xavier Standaert, Loïc van Oldeneel tot Oldenzeel, Nicolas Veyrat-Charvillon
CARDIS5
2012 An Optimal Key Enumeration Algorithm and Its Application to Side-Channel Attacks
Nicolas Veyrat-Charvillon, Benoît Gérard, Mathieu Renauld, François-Xavier Standaert
Selected Areas in Cryptography1
2011 Compact FPGA Implementations of the Five SHA-3 Finalists
Stéphanie Kerckhof, François Durvaux, Nicolas Veyrat-Charvillon, Francesco Regazzoni 0001, Guerric Meurice de Dormale, François-Xavier Standaert
CARDIS3
2011 Generic Side-Channel Distinguishers: Improvements and Limitations
Nicolas Veyrat-Charvillon, François-Xavier Standaert
CRYPTO1
2011 A Formal Study of Power Variability Issues and Side-Channel Attacks for Nanoscale Devices
Mathieu Renauld, François-Xavier Standaert, Nicolas Veyrat-Charvillon, Dina Kamel, Denis Flandre
EUROCRYPT3
2011 Mutual Information Analysis: a Comprehensive Study
Lejla Batina, Benedikt Gierlichs, Emmanuel Prouff, Matthieu Rivain, François-Xavier Standaert, Nicolas Veyrat-Charvillon
J. Cryptol.6
2010 Adaptive Chosen-Message Side-Channel Attacks
Nicolas Veyrat-Charvillon, François-Xavier Standaert
ACNS1
2010 The World Is Not Enough: Another Look on Second-Order DPA
François-Xavier Standaert, Nicolas Veyrat-Charvillon, Elisabeth Oswald, Benedikt Gierlichs, Marcel Medwed, Markus Kasper, Stefan Mangard
ASIACRYPT2
2009 Algebraic Side-Channel Attacks on the AES: Why Time also Matters in DPA
Mathieu Renauld, François-Xavier Standaert, Nicolas Veyrat-Charvillon
CHES3
2009 Mutual Information Analysis: How, When and Why?
Nicolas Veyrat-Charvillon, François-Xavier Standaert
CHES1
2007 Multi-mode operator for SHA-2 hash functions
Ryan Glabb, Laurent Imbert, Graham A. Jullien, Arnaud Tisserand, Nicolas Veyrat-Charvillon
J. Syst. Archit.5
2005 Small FPGA polynomial approximations with 3-bit coefficients and low-precision estimations of the powers of x
abstract
This paper presents small FPGA implementations of low precision polynomial approximations of functions without multipliers. Our method uses degree-2 or degree-3 polynomial approximations with at most 3-bit coefficients and low-precision estimations of the powers of x. Here we denote by 3-bit coefficients values with at most 3 nonzero and possibly noncontiguous signed bits (e.g., 1.0010001~). This leads to very small operators by replacing the costly multipliers by a small number of additions. Our method provides approximations with very low average error and is suitable for signal processing applications.
Romain Michard, Arnaud Tisserand, Nicolas Veyrat-Charvillon
ASAP3