Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Shinichi Habata

dblp:02/6496 · DBLP profile ↗
← Back
3ranked-venue papers
1as first author
0since 2021 · last 2004
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 1 first-authorSoftware engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
High-performance computing · 96% Processor architecture and microarchitecture · 4%

Topics — the 4 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
High-performance computing › scientific computing systems
atmospheric modeling
0.012002
A 26.58 Tflops global atmospheric simulation with the spectral transform method on the Earth Simulator · SC 2002
High-performance computing
scientific computing systems
0.012002
A 26.58 Tflops global atmospheric simulation with the spectral transform method on the Earth Simulator · SC 2002
High-performance computing › supercomputer architecture
vector supercomputer
0.012002
A 26.58 Tflops global atmospheric simulation with the spectral transform method on the Earth Simulator · SC 2002
Processor architecture and microarchitecture › instruction set architecture › instruction set style
stack architecture
0.011985
Design of a High-speed Prolog Machine (HPM) · ISCA 1985

Methods — techniques the papers use, named apart from their topics

spectral transform method · 0.0compiler-oriented architecture · 0.0
YearPublicationVenuePosition
2004 Hardware system of the Earth Simulator
Shinichi Habata, Kazuhiko Umezawa, Mitsuo Yokokawa, Shigemune Kitawaki
Parallel Comput.1
2002 A 26.58 Tflops global atmospheric simulation with the spectral transform method on the Earth Simulator
abstract
A spectral atmospheric general circulation model called AFES (AGCM for Earth Simulator) was developed and optimized for the architecture of the Earth Simulator (ES). The ES is a massively parallel vector supercomputer that consists of 640 processor nodes interconnected by a single stage crossbar network with its total peak performance of 40.96 Tflops was achieved for a high resolution simulation (T1279L96) with AFES by utilizing the full 640-node configuration of the ES. The resulting computing efficiency is 64.9% of the peak performance, well surpassing that of conventional weather/climate applications having just 25-50% efficiency even on vector parallel computers. This remarkable performance proves the effectiveness of the ES as a viable means for practical applications.
Satoru Shingu, Hiroshi Takahara, Hiromitsu Fuchigami, Masayuki Yamada, Yoshinori Tsuda, Wataru Ohfuchi, Yuji Sasaki, Kazuo Kobayashi, Takashi Hagiwara, Shinichi Habata, Mitsuo Yokokawa, Hiroyuki Itoh, Kiyoshi Otsuka
SC10
1985 Design of a High-speed Prolog Machine (HPM)
abstract
This paper describes a High-speed Prolog Machine (HIM) architecture and its hardware structure, which are developed as a product of Fifth Generation Computer System (FGCS} project in Japan.HIM realizes high performance and provides a practical programming environment.A major HIM feature is a large memory capacity and specialized hardware for unification and stack operations.HIM has a compiler-oriented architecture with high-level stack-control instructions.Furthermore, the HIM architecture provides side-effect operations, nonlocal-exit control and multiprocess support primitives, which are effective to develop system programs.The performance is estimated at 280 KLIPS (Kilo Logical Inferences Per Second) in executing a deterministic "concatenate" Prolog program.The HIM processor is implemented with high-speed CCML {Current Mode Logic) chips and with I00 nanosecond machine cycle.
Ryosei Nakazaki, Akihiko Konagaya, Shinichi Habata, Hideo Shimazu, Mamoru Umemura, Masahiro Yamamoto, Minoru Yokota, Takashi Chikayama
ISCA3