Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

S. Subramanya Sastry

dblp:04/2904 · DBLP profile ↗
← Back
3ranked-venue papers
2as first author
0since 2021 · last 2005
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Software engineering, systems software and programming languages · 3 · 2 first-authorSystems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
3 papers
Compilers and program optimization · 84% Runtime systems and virtual machines · 16%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Performance modeling and evaluation · 60% Processor architecture and microarchitecture · 40%

Topics — the 5 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Compilers and program optimization › program specialization
runtime specialization
0.112005
Runtime specialization with optimistic heap analysis · OOPSLA 2005
Performance modeling and evaluation › statistical analysis › statistical sampling
stratified sampling
0.012001
Rapid profiling via stratified sampling · ISCA 2001
Processor architecture and microarchitecture › superscalar processor
superscalar execution
0.011998
Exploiting Idle Floating-Point Resources for Integer Execution · PLDI 1998
Runtime systems and virtual machines › dynamic compilation
just-in-time compilation
0.012005
Runtime specialization with optimistic heap analysis · OOPSLA 2005
Compilers and program optimization
dynamic optimization
0.012001
Rapid profiling via stratified sampling · ISCA 2001

Methods — techniques the papers use, named apart from their topics

store profiling · 0.1invalidation mechanism · 0.1timing simulation · 0.0profile-guided optimization · 0.0
YearPublicationVenuePosition
2005 Runtime specialization with optimistic heap analysis
abstract
We describe a highly practical program specializer for Java programs. The specializer is powerful, because it specializes optimistically, using (potentially transient) constants in the heap; it is precise, because it specializes using data structures that are only partially invariant; it is deployable, because it is hidden in a JIT compiler and does not require any user annotations or offline preprocessing; it is simple, because it uses existing JIT compiler ingredients; and it is fast, because it specializes programs in under 1s.These properties are the result of (1) a new algorithm for selecting specializable code fragments, based on a notion of influence; (2) a precise store profile for identifying constant heap locations; and (3) an efficient invalidation mechanism for monitoring optimistic assumptions about heap constants. Our implementation of the specializer in the Jikes RVM has low overhead, selects specialization points that would be chosen manually, and produces speedups ranging from a factor of 1.2 to 6.4, comparable with annotation-guided specializers.
Ajeet Shankar, S. Subramanya Sastry, Rastislav Bodík, James E. Smith 0001
OOPSLA2
2001 Rapid profiling via stratified sampling
abstract
Sophisticated binary translators and dynamic optimizers demand a program profiler with low overhead, high accuracy, and the ability to collect a variety of profile types. A profiling scheme that achieves these goals is proposed. Conceptually, the hardware compresses a stream of profile data by counting identical events; the compressed profile dam is passed to software for analysis. Compressing the high-bandwidth event stream greatly reduces software overhead. Because optimizations can tolerate some profiling errors, we allow the stream compressor to be lossy, thereby enabling a low-cost sampling-based hardware design. Because the hardware compressor is insensitive to the event content, it supports various profile types and can process multiple types simultaneously.
S. Subramanya Sastry, Rastislav Bodík, James E. Smith 0001
ISCA1
1998 Exploiting Idle Floating-Point Resources for Integer Execution
abstract
In conventional superscalar microarchitectures with partitioned integer and floating-point resources, all floating-point resources are idle during execution of integer programs. Palacharla and Smith [26] addressed this drawback and proposed that the floating-point subsystem be augmented to support integer operations. The hardware changes required are expected to be fairly minimal.To exploit these idle floating resources, the compiler must identify integer code that can be profitably offloaded to the augmented floating-point subsystem. In this paper, we present two compiler algorithms to do this. The basic scheme offloads integer computation to the floating-point subsystem using existing program loads/stores for inter-partition communication. For the SPECINT95 benchmarks, we show that this scheme offloads from 5% to 29% of the total dynamic instructions to the floating-point subsystem. The advanced scheme inserts copy instructions and duplicates some instructions to further offload computation. We evaluate the effectiveness of the two schemes using timing simulation. We show that the advanced scheme can offload from 9% to 41% of the total dynamic instructions to the floating-point subsystem. In doing so, speedups from 3% to 23% are achieved over a conventional microarchitecture.
S. Subramanya Sastry, Subbarao Palacharla, James E. Smith 0001
PLDI1