Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hisao Nishida

dblp:06/10969 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 1980
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Electronic design automation · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
physical design
0.021980
An automatic routing system for high density multilayer printed wiring boards · DAC 1980
A minicomputerized automatic layout system for two-layer printed wiring boards · DAC 1977
Electronic design automation › physical design
routing
0.011980
An automatic routing system for high density multilayer printed wiring boards · DAC 1980
Electronic design automation › physical design › VLSI layout
printed wiring board layout
0.011977
A minicomputerized automatic layout system for two-layer printed wiring boards · DAC 1977
Electronic design automation › physical design
VLSI layout
0.011977
A minicomputerized automatic layout system for two-layer printed wiring boards · DAC 1977
YearPublicationVenuePosition
1980 An automatic routing system for high density multilayer printed wiring boards
abstract
Recent advances in the packaging technology of microelectronics have changed the design rules for printed wiring boards (PWB's) such that the number of wiring tracks between adjacent pins of an ordinary dual in line package (DIP) is allowed to be two or more, and the number of signal layers to be laminated is often required to be four or more. When the packaging density or scale of a PWB augments to such an extent, conventional routing schemes are confronted with various difficulties.
Ikuo Nishioka, Takuji Kurimoto, Hisao Nishida, Seiji Yamamoto, Toru Chiba, Toshiaki Nagakawa, Takatsugu Fujioka, Masashi Uchino
DAC3
1977 A minicomputerized automatic layout system for two-layer printed wiring boards
Ikuo Nishioka, Takuji Kurimoto, Hisao Nishida
DAC3