Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hongwei Ding 0004

dblp:06/1501-4 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
3since 2021 · last 2026
0009-0003-5174-283XORCID · verified

Domains — the database's venue-derived domains; a paper can count in several

Computer networks · 3 · 3 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Cloud and datacenter computing · 77% Hardware accelerators and domain-specific architectures · 23%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Cloud and datacenter computing
datacenter network
1.422024
Triton: A Flexible Hardware Offloading Architecture for Accelerating Apsara vSwitch in Alibaba Cloud · SIGCOMM 2024
Poster: Triton: Accelerating vSwitch with Flexibility through Hardware Assisting not Bypassing Software · SIGCOMM 2023
Hardware accelerators and domain-specific architectures
network function acceleration
0.422024
Triton: A Flexible Hardware Offloading Architecture for Accelerating Apsara vSwitch in Alibaba Cloud · SIGCOMM 2024
Poster: Triton: Accelerating vSwitch with Flexibility through Hardware Assisting not Bypassing Software · SIGCOMM 2023

Methods — techniques the papers use, named apart from their topics

hardware-software co-design · 0.8hardware offloading · 0.7
YearPublicationVenuePosition
2026 Spillway: Orchestrating DPU and Host into a Unified vSwitching Fabric
abstract
The transition to Data Processing Unit (DPU)-centric architectures has become the de-facto standard in modern cloud networks, enabling infrastructure offload and improved host resource utilization. However, the fixed hardware limits of DPUs increasingly fail to keep pace with the rapid growth of host compute density and network-intensive workloads. As a result, when DPU resources are saturated, host compute capacity often remains underutilized due to insufficient network provisioning.
Xiaochong Jiang, Yilong Lv, Naixuan Guan, Qiming Zhao, Sihan Fu, Xuyang Ge, Denghui Wu, Yibin Shen, Guochun Hong, Yijian Dong, Yiquan Chen, Shaoliang An, Zhixiong Guo, Yisong Qiao, Hongwei Ding 0004, Shize Zhang, Rong Wen, Yang Song 0031, Zhigang Zong, Xing Li 0007, Chengkun Wei, Shunmin Zhu, Wenzhi Chen
SIGCOMM20
2024 Triton: A Flexible Hardware Offloading Architecture for Accelerating Apsara vSwitch in Alibaba Cloud
abstract
Apsara vSwitch (AVS) is a per-host deployed forwarding component for instance network connectivity in the Alibaba Cloud. To meet the growing performance demands, we accelerated AVS by adopting the most widely used "Sep-path" offloading architecture, which introduces a separate hardware data path to speed up popular traffic. However, the deployment results prove that it is difficult to bridge the gap in performance and programming flexibility of the software and hardware data paths, resulting in unpredictable performance and low iteration velocity.
Xing Li 0007, Xiaochong Jiang, Lilong Chen, Yi Wang 0004, Chao Wang 0128, Chao Xu 0017, Yilong Lv, Taotao Wu, Haifeng Gao, Yisong Qiao, Hongwei Ding 0004, Yijian Dong, Jianming Song, Jianyuan Lu, Chengkun Wei, Wenzhi Chen, Qinming He, Shunmin Zhu
SIGCOMM14
2023 Poster: Triton: Accelerating vSwitch with Flexibility through Hardware Assisting not Bypassing Software
abstract
The vSwitch, as a critical component for Virtual Machine (VM) network connectivity in cloud environments, has prompted increasing attention towards its forwarding performance. While software optimization schemes have limitations in meeting the expanding network capacity demands [11, 12, 15, 17, 18], hardware offloading architectures leveraging SoC, FPGA, and ASIC have been proposed to transfer the match-action workload [1, 3, 6, 7, 13, 16], addressing the growing need for network capacity.
Xing Li 0007, Xiaochong Jiang, Lilong Chen, Tianyu Xu 0007, Chao Xu 0017, Longbiao Xiao, Fengmin Shi, Yi Wang 0004, Taotao Wu, Yilong Lv, Hangfeng Gao, Yisong Qiao, Hongwei Ding 0004, Yijian Dong, Chengkun Wei, Shunmin Zhu, Wenzhi Chen
SIGCOMM15