Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
EDBT 2026 Demo / reviewers in the wild / expert

Thomas Schilz

dblp:06/2036 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
0since 2021 · last 1999
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Graphics, computer vision, multimedia, augmented reality and games · 1Theory of computation · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%
Theoretical computer science
1 paper
Computational geometry · 100%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › physical design › layout compaction
hierarchical compaction		 0.011993
A new method for hierarchical compaction [VLSI] · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993
Electronic design automation › physical design
layout compaction		 0.011993
A new method for hierarchical compaction [VLSI] · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993
Electronic design automation
physical design		 0.011993
A new method for hierarchical compaction [VLSI] · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993

Methods — techniques the papers use, named apart from their topics

program checker · 0.0
YearPublicationVenuePosition
1999 Checking geometric programs or verification of geometric structures
abstract
A program checker verifies that a particular program execution is correct. We give simple and efficient program checkers for some basic geometric tasks. We report about our experiences with program checking in the context of the LEDA system. We discuss program checking for data structures that have to rely on user-provided functions.
Kurt Mehlhorn, Stefan Näher, Michael Seel, Raimund Seidel, Thomas Schilz, Stefan Schirra, Christian Uhrig
 Comput. Geom.5
1996 Checking Geometric Programs or Verification of Geometric Structures
abstract
A program checker verifies that a particular program execution is correct.We give simple and efficient program checkers for some basic geometric tasks.We report about our experiences with program checking in the context of the LEDA system.We discuss program checking for data structures that have to rely on userprovided functions.
Kurt Mehlhorn, Stefan Näher, Thomas Schilz, Stefan Schirra, Michael Seel, Raimund Seidel, Christian Uhrig
 SCG3
1993 A new method for hierarchical compaction [VLSI]
abstract
A framework for the compaction of hierarchically specified layout sketches is proposed. The main advantage of the method is that it maintains the layout hierarchy. Thus, the produced output has the same efficient representation as the input and further efficient processing of the layout becomes possible.>
Wolfgang Rülling, Thomas Schilz
 IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2