Neeraj Dumir

dblp:10/254 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2002
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Theoretical computer science
1 paper
Algorithms and data structures · 100%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
cache
0.012002
Towards a theory of cache-efficient algorithms · J. ACM 2002
Algorithms and data structures › memory hierarchy
cache-efficient algorithms
0.012002
Towards a theory of cache-efficient algorithms · J. ACM 2002
Algorithms and data structures › memory hierarchy › external memory algorithms
i/o complexity
0.012002
Towards a theory of cache-efficient algorithms · J. ACM 2002

Methods — techniques the papers use, named apart from their topics

memory hierarchy model · 0.1associativity analysis · 0.1
YearPublicationVenuePosition
2002 Towards a theory of cache-efficient algorithms
abstract
We present a model that enables us to analyze the running time of an algorithm on a computer with a memory hierarchy with limited associativity, in terms of various cache parameters. Our cache model, an extension of Aggarwal and Vitter's I/O model, enables us to establish useful relationships between the cache complexity and the I/O complexity of computations. As a corollary, we obtain cache-efficient algorithms in the single-level cache model for fundamental problems like sorting, FFT, and an important subclass of permutations. We also analyze the average-case cache behavior of mergesort, show that ignoring associativity concerns could lead to inferior performance, and present supporting experimental evidence.We further extend our model to multiple levels of cache with limited associativity and present optimal algorithms for matrix transpose and sorting. Our techniques may be used for systematic exploitation of the memory hierarchy starting from the algorithm design stage, and for dealing with the hitherto unresolved problem of limited associativity.
Sandeep Sen, Siddhartha Chatterjee, Neeraj Dumir
J. ACM3