Demo Data from EDBT 2026 / reviewers in the wild / expert
Bruce Gilchrist
dblp:10/6808
· DBLP profile ↗
3ranked-venue papers
2as first author
0since 2021 · last 1978
—ORCID · none
Domains — the database's venue-derived domains; a paper can count in several
Systems, architecture and hardware · 2 · 1 first-authorDatabases, data management, data science and information retrieval · 1 · 1 first-author
Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.
| Computer architecture, parallel and distributed computing, and storage systems
2 papers |
Processor architecture and microarchitecture · 53% Integrated circuit design · 47% |
Topics — the 3 heaviest of 3, each with the papers that count most for it
| Topic | Weight | Papers | Last | Evidence papers |
|---|---|---|---|---|
Processor architecture and microarchitecture › arithmetic unit
arithmetic logic unit |
0.0 | 1 | 1955 | Fast Carry Logic for Digital Computers · IRE Trans. Electron. Comput. 1955 |
Integrated circuit design
digital circuit design |
0.0 | 1 | 1956 | A Note on High-Speed Digital Multiplication · IRE Trans. Electron. Comput. 1956 |
Processor architecture and microarchitecture › computer arithmetic
binary addition |
0.0 | 1 | 1955 | Fast Carry Logic for Digital Computers · IRE Trans. Electron. Comput. 1955 |
| Year | Publication | Venue | Position |
|---|---|---|---|
| 1978 | Coping with catastrophe: Implications to information systems designabstractAbstract Various kinds of catastrophe which can have disastrous impacts on information systems are discussed. It is argued that an information systems designer must assume that eventually a disaster will occur, and therefore must plan accordingly. Several approaches to disaster recovery are described. In conclusion, five key lessons regarding disasters are given. Bruce Gilchrist |
J. Am. Soc. Inf. Sci. | 1 |
| 1956 | A Note on High-Speed Digital Multiplication
Gerald Estrin, Bruce Gilchrist, James H. Pomerene |
IRE Trans. Electron. Comput. | 2 |
| 1955 | Fast Carry Logic for Digital ComputersabstractExisting large scale binary computers typically must allow for the maximum full length carry time in each addition. It has been shown that average carry sequences are significantly shorter than this maximum, on the average only five stages for a 40 digit addition. A method is described to realize the implied 8 to 1 time saving by deriving an actual ``carry completion'' signal. Experimental results verify this saving. Bruce Gilchrist, James H. Pomerene, S. Y. Wong |
IRE Trans. Electron. Comput. | 1 |