Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Xiaogang Cui

dblp:115/6029 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
1since 2021 · last 2024
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Energy-efficient computing · 77% Embedded and real-time systems · 23%
Software engineering, system software, and programming languages
1 paper
Operating systems · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Operating systems › resource management
power management
0.812024
OS-Level PMC-Based Runtime Thermal Control for ARM Mobile CPUs · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2024
Energy-efficient computing
thermal management
0.812024
OS-Level PMC-Based Runtime Thermal Control for ARM Mobile CPUs · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2024
Embedded and real-time systems › embedded processor
mobile processor
0.212024
OS-Level PMC-Based Runtime Thermal Control for ARM Mobile CPUs · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2024

Methods — techniques the papers use, named apart from their topics

polynomial regression · 1.5PMC sampling · 1.5
YearPublicationVenuePosition
2024 OS-Level PMC-Based Runtime Thermal Control for ARM Mobile CPUs
abstract
In order to improve performance and avoid overheating on mobile devices, precise thermal control with low overhead is crucial. To achieve this, we propose incorporating a performance monitoring counter (PMC)-based power model into thermal control, which enables a more accurate evaluation of the CPU’s power consumption. We demonstrate the plausibility of this approach using polynomial regression based on Moore’s Law. Additionally, we introduce a lightweight PMC sampling method that can collect multiple PMCs at once in the kernel space, reducing sampling overhead. By replacing the utilization-based model in the original the intelligent power allocation (IPA) with a PMC-based power model, we realize the PMC-based IPA governor can be ported to real mobile devices. After updating the thermal control governor in the Linux kernel, we perform tests on our PMC-based IPA using a mobile phone device. We compare it with Stepwise and IPA, which are commonly used in current mobile phone systems. We choose the CPU-intensive workbench, I/O-intensive workbench, and CPU and I/O-intensive hybrid workbench as workloads. The results show that PMC-based IPA effectively reduces energy consumption while improving performance. In particular, during the CPU and I/O-intensive hybrid experiment, where CPU-intensive and I/O-intensive tasks are executed alternately, PMC-based IPA reduces the running time by 10.0% and energy consumption by 16.6% compared to the original IPA. In order to verify the benefits of PMC-based IPA, mobile phone testing software AI Bench and Antutu are utilized. The results show that our scheme is able to control temperature more precisely than IPA and achieves a better score while consuming less energy, particularly during AI computing. These experiment results suggest that PMC-based IPA is valuable for practical use.
Nan Che, Puning Zhao, Fei Yu 0012, Zhijun Li 0002, Xing Gao 0004, Yuandi Li, Xiaogang Cui
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.8