Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Kevin Gomez

dblp:118/8960 · DBLP profile ↗
← Back
3ranked-venue papers
1as first author
1since 2021 · last 2021
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2Applied, interdisciplinary, general and emerging computing · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Emerging computing paradigms · 100%
Computer networks
1 paper
Edge and fog computing · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Emerging computing paradigms
neuromorphic computing
0.412020
Neuromorphic System for Spatial and Temporal Information Processing · IEEE Trans. Computers 2020
Emerging computing paradigms
neuromorphic hardware
0.412020
Neuromorphic System for Spatial and Temporal Information Processing · IEEE Trans. Computers 2020
Edge and fog computing › pervasive computing
pervasive edge computing
0.112020
Neuromorphic System for Spatial and Temporal Information Processing · IEEE Trans. Computers 2020

Methods — techniques the papers use, named apart from their topics

hierarchical temporal memory · 0.9hebbian learning · 0.9clock gating · 0.9
YearPublicationVenuePosition
2021 Intelligent Digitalization of the Sinhala Form Templates
abstract
In Sri Lanka, most of the population uses the Sinhala Language as their first language to communicate and for documentation in most government departments. It is evident that the digitalization of the Sinhala Language is essential in a country like Sri Lanka. The specialty of Sinhalese characters is that they have very tiny differences in feature, and the number of different characters formed from the letters of the Sinhala alphabet and its elements is relatively high, leading to the classification among the Sinhala letters becoming quite a complex task. Previous proposed research case studies involved machine learning based feature detections related to rule-based theories and geometry features that had average accuracy rates, which indicate that further improvement is required with new features. Consequently, in this research paper, a Deep Learning Character Classification method for Sinhala OCR is proposed, which is for both Printed and Handwritten Sinhala texts as well as an Intelligent Sinhala Form Automation technique to read both answers and questions in an application to convert them into e-texts. The converted e-texts will be sharpened and fixed through a Sinhala Spelling & Grammar checking feature that is developed in the system more intelligently. In this research work, it was a success to obtain an overall accuracy level of more than 90% considering all components.
Kevin Gomez, Malidi Jinadasa, Vidula Dantanarayana, Sathira Dissanayake, Nuwan Kodagoda, Thilmi Kuruppu
TENCON1
2020 Neuromorphic System for Spatial and Temporal Information Processing
abstract
Neuromorphic systems that learn and predict from streaming inputs hold significant promise in pervasive edge computing and its applications. In this article, a neuromorphic system that processes spatio-temporal information on the edge is proposed. Algorithmically, the system is based on hierarchical temporal memory that inherently offers online learning, resiliency, and fault tolerance. Architecturally, it is a full custom mixed-signal design with an underlying digital communication scheme and analog computational modules. Therefore, the proposed system features reconfigurability, real-time processing, low power consumption, and low-latency processing. The proposed architecture is benchmarked to predict on real-world streaming data. The network's mean absolute percentage error on the mixed-signal system is 1.129 X lower compared to its baseline algorithm model. This reduction can be attributed to device non-idealities and probabilistic formation of synaptic connections. We demonstrate that the combined effect of Hebbian learning and network sparsity also plays a major role in extending the overall network lifespan. We also illustrate that the system offers 3.46 X reduction in latency and 77.02 X reduction in power consumption when compared to a custom CMOS digital design implemented at the same technology node. By employing specific low power techniques, such as clock gating, we observe 161.37 X reduction in power consumption.
Abdullah M. Zyarah, Kevin Gomez, Dhireesha Kudithipudi
IEEE Trans. Computers2
2012 Design of a storage processing unit
abstract
Researchers showed that performing computation directly on storage devices improves system performance in terms of energy consumption and processing time. For example, Riedel et al. [2] proposed an active disk which performs computation using the processor in a hard disk drive (HDD). Their experimental results showed that the active disk-based system had a factor of 2x performance improvement [2]. However, because the performance gap between the HDDs and CPUs becomes larger and larger, the active disk-based improvement is quite limited. As the role of flash memory increases in storage architectures, solid-state drives (SSDs) have gradually displaced the HDDs with higher access performance and lower power consumption. Researchers also proposed an active flash, which performs computation using a controller in the SSD [1]. However, the SSD controller needs to implement a flash translation layer to make the SSD as an emulated HDD for most operating systems. It also needs to communicate with a host interface to transfer required data. The additional computation power can be utilized is quite limited. To maximize the computation power on the SSD, we propose a processor design called storage processing unit (SPU).
Peng Li 0028, Kevin Gomez, David J. Lilja
PACT2