Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Dritan Celo

dblp:12/4374 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 2004
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Energy-efficient computing · 36% Electronic design automation · 24% Integrated circuit design · 23%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Energy-efficient computing
thermal modeling
0.122004
Compact, netlist-based representation of thermal transient coupling using controlled sources · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004
A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2003
Integrated circuit design
semiconductor device modeling
0.122004
A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2003
Compact, netlist-based representation of thermal transient coupling using controlled sources · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2004
Hardware reliability and fault tolerance › integrated circuit reliability
self-heating
0.012003
A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2003

Methods — techniques the papers use, named apart from their topics

electrical dual-circuit topology · 0.0controlled sources · 0.0segmented emitter model · 0.0lumped thermal model · 0.0
YearPublicationVenuePosition
2004 Compact, netlist-based representation of thermal transient coupling using controlled sources
abstract
A compact, efficient electrical dual-circuit topology for the representation of transient thermal coupling is presented. Based on controlled sources, the method allows an arbitrary level of complexity to be used for each self and coupled response. Two possible variations on the circuit form, and the resulting requirements for model extraction, are developed. The method is applied to the modeling of transient thermal self-heating and coupling data for a pair of thermal sources representative of integrated device structures in semi-infinite homogeneous as well as trench-isolated substrates.
David J. Walkey, Tom J. Smy, Dritan Celo, Tom W. MacElwee, Michael C. Maliepaard
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.3
2003 A simplified model for the effect of interfinger metal on maximum temperature rise in a multifinger bipolar transistor
abstract
The prediction of a simple lumped representation of heat sharing through emitter interconnect in high-power multiemitter bipolar devices is compared to numerical thermal simulation and found to exhibit nonphysical results. Using numerical simulation, interfinger metal heat flow is characterized qualitatively in three dimensions and the requirements for a more accurate model are determined. A new modeling approach based on these insights, using segmented emitters and a coarse representation of the metal structure, yields results within 2% of those obtained from numerical thermal simulation for a wide variety of device geometries and substrate materials, with a simulation time reduction of more than an order of magnitude. Using the new model, an extensive series of simulations is performed for devices fabricated in Si, GaAs, and InP substrates using Al and Au for metallization. Reduction in maximum temperature due to the presence of emitter interconnect in these structures is found to be in the range of 5%-15%.
David J. Walkey, Dritan Celo, Tom J. Smy
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2