Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

John F. Couleur

dblp:120/3803 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1958
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 50% Storage systems · 50%

Topics — the 2 heaviest of 2, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Storage systems › data representation › data encoding
code conversion
0.011958
BIDEC - A Binary-to-Decimal or Decimal-to-Binary Converter · IRE Trans. Electron. Comput. 1958
Integrated circuit design
digital circuit design
0.011958
BIDEC - A Binary-to-Decimal or Decimal-to-Binary Converter · IRE Trans. Electron. Comput. 1958

Methods — techniques the papers use, named apart from their topics

shift register · 0.0diode network · 0.0
YearPublicationVenuePosition
1958 BIDEC - A Binary-to-Decimal or Decimal-to-Binary Converter
abstract
Simple, high-speed devices to convert binary, binary coded octal, or Gray code numbers to binary coded decimal numbers or vice versa is described. Circuitry required is four shift register stages per decimal digit plus one 30-diode network per decimal digit. In simple form the conversion requires two operations per binary bit but is theoretically capable of working at one operation per bit.
John F. Couleur
IRE Trans. Electron. Comput.1