Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Marat Dukhan

dblp:121/2427 · DBLP profile ↗
← Back
7ranked-venue papers
1as first author
0since 2021 · last 2020
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 5 · 1 first-authorArtificial intelligence and machine learning · 2Graphics, computer vision, multimedia, augmented reality and games · 2

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Artificial intelligence
3 papers
Efficient and distributed learning · 80% 3D vision · 20%
Computer architecture, parallel and distributed computing, and storage systems
4 papers
Hardware accelerators and domain-specific architectures · 88% High-performance computing · 12%
Interdisciplinary, comprehensive, and emerging computing
1 paper
Computational science and engineering · 100%

Topics — the 9 heaviest of 11, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Machine learning › Efficient and distributed learning
model compression
0.822020
Fast Sparse ConvNets · CVPR 2020
ChamNet: Towards Efficient Network Design Through Platform-Aware Model Adaptation · CVPR 2019
Computer vision › 3D vision › point cloud processing
sparse convolution
0.412020
Fast Sparse ConvNets · CVPR 2020
Machine learning › Efficient and distributed learning › model compression
sparse neural network
0.412020
Fast Sparse ConvNets · CVPR 2020
Machine learning › Efficient and distributed learning › automated machine learning
neural architecture search
0.412019
ChamNet: Towards Efficient Network Design Through Platform-Aware Model Adaptation · CVPR 2019
Hardware accelerators and domain-specific architectures › machine learning accelerator › DNN inference
edge inference
0.412019
Machine Learning at Facebook: Understanding Inference at the Edge · HPCA 2019
Hardware accelerators and domain-specific architectures › machine learning accelerator
inference accelerator
0.412019
Machine Learning at Facebook: Understanding Inference at the Edge · HPCA 2019
High-performance computing
scientific computing systems
0.112012
Optimizing the computation of n-point correlations on large-scale astronomical data · SC 2012
Hardware accelerators and domain-specific architectures › machine learning accelerator
neural network accelerator
0.112020
Fast Sparse ConvNets · CVPR 2020
Machine learning › Efficient and distributed learning
on-device inference
0.112019
Machine Learning at Facebook: Understanding Inference at the Edge · HPCA 2019

Methods — techniques the papers use, named apart from their topics

sparse kernels · 0.9depthwise separable convolution · 0.9latency prediction · 0.8gaussian process · 0.8data-driven workload characterization · 0.8bayesian optimization · 0.8accuracy prediction · 0.8parallel computation · 0.3
YearPublicationVenuePosition
2020 Fast Sparse ConvNets
abstract
Historically, the pursuit of efficient inference has been one of the driving forces behind the research into new deep learning architectures and building blocks. Some of the recent examples include: the squeeze-and-excitation module, depthwise separable convolutions in Xception, and the inverted bottleneck in MobileNet v2. Notably, in all of these cases, the resulting building blocks enabled not only higher efficiency, but also higher accuracy, and found wide adoption in the field. In this work, we further expand the arsenal of efficient building blocks for neural network architectures; but instead of combining standard primitives (such as convolution), we advocate for the replacement of these dense primitives with their sparse counterparts. While the idea of using sparsity to decrease the parameter count is not new, the conventional wisdom is that this reduction in theoretical FLOPs does not translate into real-world efficiency gains. We aim to correct this misconception by introducing a family of efficient sparse kernels for several hardware platforms, which we plan to open source for the benefit of the community. Equipped with our efficient implementation of sparse primitives, we show that sparse versions of MobileNet v1 and MobileNet v2 architectures substantially outperform strong dense baselines on the efficiency-accuracy curve. On Snapdragon 835 our sparse networks outperform their dense equivalents by 1.3 - 2.4× - equivalent to approximately one entire generation of improvement. We hope that our findings will facilitate wider adoption of sparsity as a tool for creating efficient and accurate deep learning architectures.
Erich Elsen, Marat Dukhan, Trevor Gale, Karen Simonyan
CVPR2
2019 ChamNet: Towards Efficient Network Design Through Platform-Aware Model Adaptation
abstract
This paper proposes an efficient neural network (NN) architecture design methodology called Chameleon that honors given resource constraints. Instead of developing new building blocks or using computationally-intensive reinforcement learning algorithms, our approach leverages existing efficient network building blocks and focuses on exploiting hardware traits and adapting computation resources to fit target latency and/or energy constraints. We formulate platform-aware NN architecture search in an optimization framework and propose a novel algorithm to search for optimal architectures aided by efficient accuracy and resource (latency and/or energy) predictors. At the core of our algorithm lies an accuracy predictor built atop Gaussian Process with Bayesian optimization for iterative sampling. With a one-time building cost for the predictors, our algorithm produces state-of-the-art model architectures on different platforms under given constraints in just minutes. Our results show that adapting computation resources to building blocks is critical to model performance. Without the addition of any special features, our models achieve significant accuracy improvements relative to state-of-the-art handcrafted and automatically designed architectures. We achieve 73.8% and 75.3% top-1 accuracy on ImageNet at 20ms latency on a mobile CPU and DSP. At reduced latency, our models achieve up to 8.2% (4.8%) and 6.7% (9.3%) absolute top-1 accuracy improvements compared to MobileNetV2 and MnasNet, respectively, on a mobile CPU (DSP), and 2.7% (4.6%) and 5.6% (2.6%) accuracy gains over ResNet-101 and ResNet-152, respectively, on an Nvidia GPU (Intel CPU).
Xiaoliang Dai, Peizhao Zhang, Bichen Wu, Hongxu Yin, Fei Sun 0002, Yanghan Wang, Marat Dukhan, Yunqing Hu, Yiming Wu 0013, Yangqing Jia, Peter Vajda, Matthew Uyttendaele, Niraj K. Jha
CVPR7
2019 Machine Learning at Facebook: Understanding Inference at the Edge
abstract
At Facebook, machine learning provides a wide range of capabilities that drive many aspects of user experience including ranking posts, content understanding, object detection and tracking for augmented and virtual reality, speech and text translations. While machine learning models are currently trained on customized data-center infrastructure, Facebook is working to bring machine learning inference to the edge. By doing so, user experience is improved with reduced latency (inference time) and becomes less dependent on network connectivity. Furthermore, this also enables many more applications of deep learning with important features only made available at the edge. This paper takes a data-driven approach to present the opportunities and design challenges faced by Facebook in order to enable machine learning inference locally on smart phones and other edge platforms.
Carole-Jean Wu, David Brooks 0001, Douglas Chen, Sy Choudhury, Marat Dukhan, Kim M. Hazelwood, Eldad Isaac, Yangqing Jia, Bill Jia, Tommer Leyvand, Yang Lu 0013, Lin Qiao, Brandon Reagen, Joe Spisak, Fei Sun 0002, Andrew Tulloch, Peter Vajda, Xiaodong Wang 0020, Yanghan Wang, Bram Wasti, Yiming Wu 0013, Ran Xian, Sungjoo Yoo, Peizhao Zhang
HPCA6
2015 Branch-Avoiding Graph Algorithms
abstract
This paper quantifies the impact of branches and branch mispredictions on the single-core performance of certain graph problems, specifically for computing connected components. We show that branch mispredictions are costly and can reduce performance by as much as 30%-50%. This insight suggests that one should seek graph algorithms and implementations that avoid branches.
Oded Green, Marat Dukhan, Richard W. Vuduc
SPAA2
2014 Algorithmic Time, Energy, and Power on Candidate HPC Compute Building Blocks
abstract
We conducted a micro benchmarking study of the time, energy, and power of computation and memory access on several existing platforms. These platforms represent candidate compute-node building blocks of future high-performance computing systems. Our analysis uses the "energy roofline" model, developed in prior work, which we extend in two ways. First, we improve the model's accuracy by accounting for power caps, basic memory hierarchy access costs, and measurement of random memory access patterns. Secondly, we empirically evaluate server-, mini-, and mobile-class platforms that span a range of compute and power characteristics. Our study includes a dozen such platforms, including x86 (both conventional and Xeon Phi), ARM, GPU, and hybrid (AMD APU and other SoC) processors. These data and our model analytically characterize the range of algorithmic regimes where we might prefer one building block to others. It suggests critical values of arithmetic intensity around which some systems may switch from being more to less time- and energy-efficient than others, it further suggests how, with respect to intensity, operations should be throttled to meet a power cap. We hope our methods can help make debates about the relative merits of these and other systems more quantitative, analytical, and insightful.
Jee W. Choi, Marat Dukhan, Richard W. Vuduc
IPDPS2
2013 What a fast FPU means for algorithms: A story of vector elementary functions
Marat Dukhan
Hot Chips Symposium1
2012 Optimizing the computation of n-point correlations on large-scale astronomical data
abstract
The n-point correlation functions (npcf) are powerful statistics that are widely used for data analyses in astronomy and other fields. These statistics have played a crucial role in fundamental physical breakthroughs, including the discovery of dark energy. Unfortunately, directly computing the npcf at a single value requires O(Nn) time for N points and values of n of 2, 3, 4, or even larger. Astronomical data sets can contain billions of points, and the next generation of surveys will generate terabytes of data per night. To meet these computational demands, we present a highly-tuned npcf computation code that show an order-of-magnitude speedup over current state-of-the-art. This enables a much larger 3-point correlation computation on the galaxy distribution than was previously possible. We show a detailed performance evaluation on many different architectures.
William B. March, Kenneth Czechowski, Marat Dukhan, Thomas Benson, Dongryeol Lee, Andrew J. Connolly, Richard W. Vuduc, Edmond Chow, Alexander G. Gray
SC3