Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

Ian K. Jennions

dblp:121/5441 · also Ian Jennions · DBLP profile ↗
← Back
4ranked-venue papers
0as first author
2since 2021 · last 2023
0000-0002-5752-1873ORCID · verified

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 2 · 2 since 2021Systems, architecture and hardware · 1Human-computer interaction and ubiquitous computing · 1Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
hardware verification and test
0.412020
Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2020
Electronic design automation › hardware verification and test › design for testability
test access mechanism
0.412020
Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2020
Electronic design automation › hardware verification and test
test application time reduction
0.412020
Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2020
Electronic design automation › hardware verification and test › 3-D IC testing
through-silicon via test
0.412020
Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2020

Methods — techniques the papers use, named apart from their topics

ternary coded simultaneous bidirectional signaling · 0.4
YearPublicationVenuePosition
2023 A rare failure detection model for aircraft predictive maintenance using a deep hybrid learning approach
abstract
Abstract The use of aircraft operation logs to develop a data-driven model to predict probable failures that could cause interruption poses many challenges and has yet to be fully explored. Given that aircraft is high-integrity assets, failures are exceedingly rare. Hence, the distribution of relevant log data containing prior signs will be heavily skewed towards the typical (healthy) scenario. Thus, this study presents a novel deep learning technique based on the auto-encoder and bidirectional gated recurrent unit networks to handle extremely rare failure predictions in aircraft predictive maintenance modelling. The auto-encoder is modified and trained to detect rare failures, and the result from the auto-encoder is fed into the convolutional bidirectional gated recurrent unit network to predict the next occurrence of failure. The proposed network architecture with the rescaled focal loss addresses the imbalance problem during model training. The effectiveness of the proposed method is evaluated using real-world test cases of log-based warning and failure messages obtained from the fleet database of aircraft central maintenance system records. The proposed model is compared to other similar deep learning approaches. The results indicated an 18% increase in precision, a 5% increase in recall, and a 10% increase in G-mean values. It also demonstrates reliability in anticipating rare failures within a predetermined, meaningful time frame.
Maren David Dangut, Ian K. Jennions, Steve King 0003, Zakwan Skaf
Neural Comput. Appl.2
2021 Fault simulations and diagnostics for a Boeing 747 Auxiliary Power Unit
Christos Skliros, Fakhre Ali, Ian K. Jennions
Expert Syst. Appl.3
2020 Test Time Reduction of 3-D Stacked ICs Using Ternary Coded Simultaneous Bidirectional Signaling in Parallel Test Ports
abstract
In order to meet the increasing demand for more performance with reduced power consumption and chip form-factor, semiconductor manufacturing is moving toward 3-D stacked integrated circuits (SICs). One of the challenges in bringing this technology into realization is the complicated test accessibility requirements of 3-D chips, which apart from having adequate defect coverage, should also have minimal test time. A major limiting factor in test time improvement of ICs is the number of chip terminals, such as pins or through silicon vias (TSVs) available for bulk vector transport in testing. In the conventional design, a chip terminal is only used to either send or receive data at any given time. In this article, a test accessibility architecture based on ternary encoded simultaneous bidirectional signaling (SBS), intended for use in parallel test access mechanism (TAM) in system on chip (SoC)-based designs, is proposed. This method enables the use of chip terminals to simultaneously send and receive test vectors, effectively doubling the per-pin efficiency during testing. Experiments show that this technique reduces the overall test time (OTT) by up to 53.6% as compared to conventional TAM design methods.
Iftikhar A. Soomro, Mohammad Samie, Ian K. Jennions
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.3
2019 Understanding the role of a Digital Twin in Integrated Vehicle Health Management (IVHM)
abstract
Integrated Vehicle Health Management (IVHM) aims to support Condition-Based Maintenance (CBM) by monitoring, diagnosing, and prognosing the health of the host system. One of the technologies required by IVHM to carry out its objectives is the means to emulate the functioning of the host system, and the concept of a Digital Twin (DT) was introduced in aerospace IVHM to represent the functioning of such a complex system. This paper aims to discuss the role played by DT in the field of IVHM. A DT is the virtual representation of any physical product, that is used to project the functioning of the product at a given instance. The DT is used across the lifecycle of any product, and its output can be customized depending upon the area of application. The DT is currently popular in industry because of the technologies like sensors, cloud computing, Internet of Things, machine learning, and advanced software, which enabled its development. This paper discusses what encompasses a DT, the technologies that support the DT, its applications across industries, and its development in academia. This paper also talks about how a DT can combine with IVHM technology to assess the health of complex systems like an aircraft. Lastly, this paper presents various challenges faced by industry during the implementation of a DT and some of the possible opportunities for future growth.
Cordelia Mattuvarkuzhali Ezhilarasu, Zakwan Skaf, Ian K. Jennions
SMC3