Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Hyojin Ha

dblp:125/2436 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
0since 2021 · last 2013
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Embedded and real-time systems · 87% Electronic design automation · 13%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Embedded and real-time systems
real-time scheduling
0.322013
A novel analytical method for worst case response time estimation of distributed embedded systems · DAC 2013
An ILP-based Worst-case Performance Analysis Technique for Distributed Real-time Embedded Systems · RTSS 2012
Embedded and real-time systems › real-time scheduling › schedulability analysis
response time analysis
0.322013
A novel analytical method for worst case response time estimation of distributed embedded systems · DAC 2013
An ILP-based Worst-case Performance Analysis Technique for Distributed Real-time Embedded Systems · RTSS 2012
Embedded and real-time systems › networked embedded systems
distributed embedded systems
0.212013
A novel analytical method for worst case response time estimation of distributed embedded systems · DAC 2013
Embedded and real-time systems
distributed real-time systems
0.112012
An ILP-based Worst-case Performance Analysis Technique for Distributed Real-time Embedded Systems · RTSS 2012
Electronic design automation
timing analysis
0.112012
An ILP-based Worst-case Performance Analysis Technique for Distributed Real-time Embedded Systems · RTSS 2012

Methods — techniques the papers use, named apart from their topics

static analysis · 0.1scheduling heuristic · 0.1integer linear programming · 0.1
YearPublicationVenuePosition
2013 A novel analytical method for worst case response time estimation of distributed embedded systems
abstract
In this paper, we propose a novel analytical method, called scheduling time bound analysis, to find a tight upper bound of the worst-case response time in a distributed real-time embedded system, considering execution time variations of tasks, jitter of input arrivals, and scheduling anomaly behavior in a multi-tasking system all together. By analyzing the graph topology and worst-case scheduling scenarios, we measure the conservative scheduling time bound of each task. The proposed method supports an arbitrary mixture of preemptive and non-preemptive processing elements. Its speed is comparable to compositional approaches while it gives a much tighter bound. The advantages of the proposed approach compared with related work were verified by experimental results with randomly generated task graphs and a real-life automotive application.
Hyunok Oh, Junchul Choi, Hyojin Ha, Soonhoi Ha
DAC4
2012 An ILP-based Worst-case Performance Analysis Technique for Distributed Real-time Embedded Systems
abstract
Finding a tight upper bound of the worst-case response time in a distributed real-time embedded system is a very challenging problem since we have to consider execution time variations of tasks, jitter of input arrivals, scheduling anomaly behavior in a multi-tasking system, all together. In this paper, we translate the problem as an optimization problem and propose a novel solution based on ILP (Integer Linear Programming). In the proposed technique, we formulate a set of ILP formulas in a compositional way for modeling flexibility, but solve the problem holistically to achieve tighter upper bounds. To mitigate the time complexity of the ILP method, we perform static analysis based on a scheduling heuristic to reduce the number of variables and confine the variable ranges. Preliminary experiments with the benchmarks used in the related work and a real-life example show promising results that give tight bounds in an affordable solution time.
Hyunok Oh, Hyojin Ha, Shin-Haeng Kang, Junchul Choi, Soonhoi Ha
RTSS3