Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Yuta Atobe

dblp:125/2532 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
1since 2021 · last 2022
0000-0002-3632-9989ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author · 1 since 2021Security and privacy · 1 · 1 first-authorSoftware engineering, systems software and programming languages · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Emerging computing paradigms · 100%
Theoretical computer science
1 paper
Mathematical optimization · 100%

Topics — the 4 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Emerging computing paradigms › unconventional computing
ising machine
0.612022
Hybrid Annealing Method Based on subQUBO Model Extraction With Multiple Solution Instances · IEEE Trans. Computers 2022
Emerging computing paradigms
quantum computer architecture
0.612022
Hybrid Annealing Method Based on subQUBO Model Extraction With Multiple Solution Instances · IEEE Trans. Computers 2022
Mathematical optimization
combinatorial optimization
0.612022
Hybrid Annealing Method Based on subQUBO Model Extraction With Multiple Solution Instances · IEEE Trans. Computers 2022
Mathematical optimization › discrete optimization
quadratic unconstrained binary optimization
0.612022
Hybrid Annealing Method Based on subQUBO Model Extraction With Multiple Solution Instances · IEEE Trans. Computers 2022

Methods — techniques the papers use, named apart from their topics

subQUBO extraction · 1.1simulated annealing · 1.1classical-quantum hybrid · 1.1
YearPublicationVenuePosition
2022 Hybrid Annealing Method Based on subQUBO Model Extraction With Multiple Solution Instances
abstract
Ising machines are expected to solve combinatorial optimization problems efficiently by representing them as Ising models or equivalent quadratic unconstrained binary optimization (QUBO) models . However, upper bound exists on the computable problem size due to the hardware limitations of Ising machines. This paper propose a new hybrid annealing method based on partial QUBO extraction, called subQUBO model extraction, with multiple solution instances. For a given QUBO model, the proposed method obtains$N_I$quasi-optimal solutions (quasi-ground-state solutions) in some way using a classical computer. The solutions giving these quasi-optimal solutions are calledsolution instances. We extract a size-limited subQUBO model as follows based on a strong theoretical background: we randomly select$N_S$$(N_S
Yuta Atobe, Masashi Tawada, Nozomu Togawa
IEEE Trans. Computers1
2013 Secure Scan Design with Dynamically Configurable Connection
abstract
Scan test is a powerful test technique which can control and observe the internal states of the circuit under test through scan chains. However, it has been reported that it's possible to retrieve secret keys from cryptographic LSIs through scan chains. Therefore new secure test methods are required to satisfy both testability and security requirements. In this paper, a secure scan design is proposed to achieve adequate security requirement as a countermeasure against scan-based attacks, while still maintain high testability like normal scan testing. In our method, the internal scan chain is divided into several sub chains, and the connection order of sub chains can be dynamically changed. In addition, how to decide the connection order of those sub chains so that it can't be identified by an attacker is also proposed in this paper. The proposed method is implemented on an AES circuit to show its effectiveness, and a security analysis is also given to show how the proposed approach can be used as a countermeasure against those known scan-based attacks.
Yuta Atobe, Youhua Shi, Masao Yanagisawa, Nozomu Togawa
PRDC1