Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Chisachi Kato

dblp:129/5431 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 2020
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
High-performance computing · 75% Memory systems · 25%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
High-performance computing › scientific computing systems
computational fluid dynamics
0.412020
Toward realization of numerical towing-tank tests by wall-resolved large eddy simulation based on 32 billion grid finite-element computation · SC 2020
High-performance computing
finite element method
0.412020
Toward realization of numerical towing-tank tests by wall-resolved large eddy simulation based on 32 billion grid finite-element computation · SC 2020
Memory systems
memory bandwidth
0.412020
Toward realization of numerical towing-tank tests by wall-resolved large eddy simulation based on 32 billion grid finite-element computation · SC 2020
High-performance computing
performance optimization
0.412020
Toward realization of numerical towing-tank tests by wall-resolved large eddy simulation based on 32 billion grid finite-element computation · SC 2020
YearPublicationVenuePosition
2020 Toward realization of numerical towing-tank tests by wall-resolved large eddy simulation based on 32 billion grid finite-element computation
abstract
To realize numerical towing-tank tests by substantially shortening the time to the solution, a general-purpose Finite-Element flow solver, named FrontFlow/blue (FFB), has been fully optimized so as to achieve maximum possible sustained memory throughputs with three of its four hot kernels. A single-node sustained performance of 179.0 GFLOPS, which corresponds to 5.3% of the peak performance, has been achieved on Fugaku, the next flagship computer of Japan. A weak-scale benchmark test has confirmed that FFB runs with a parallel efficiency of over 85% up to 5,505,024 compute cores, and an overall sustained performance of16.7 PFLOPS has been achieved. As a result, the time needed for large-eddy simulation using 32 billion grids has been significantly reduced from almost two days to only 37 min., or by a factor of 71. This has clearly indicated that a numerical towing-tank could actually be built for ship hydrodynamics within a few years.
Chisachi Kato, Yoshinobu Yamade, Katsuhiro Nagano, Kiyoshi Kumahata, Kazuo Minami, Tatsuo Nishikawa
SC1
2018 Performance improvement of the general-purpose CFD code FrontFlow/blue on the K computer
abstract
The general-purpose fluid simulation software FrontFlow/blue (FFB) is based on the finite element method (FEM). It was designed to accept extremely large-scale simulations and is an important application in the manufacturing field in Japan. Moreover, since this application is significant in both the manufacturing field and the development of the post-K supercomputer, it is employed as an important application for the new post-K supercomputer that is under development. The K computer is still the important infrastructure in Japan. And there are some supercomputers having the same architecture to the K computer. Therefore we continue to improve the performance of the FFB on the K computer. On significant subroutines, several improvement techniques, store order based loop modification decreasing total load and store operations, unrolled loop rerolling to employ SIMD load instruction, adjusting number of arrays in loop, using sector cache function, and so on, were employed. As a result, an improvement of 160% was obtained on a single CPU performance. This paper shows and discusses the detail of these improvements.
Kiyoshi Kumahata, Kazuo Minami, Yoshinobu Yamade, Chisachi Kato
HPC Asia4