Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Ofra Zinaty

dblp:13/4174 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1990
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 91% Hardware accelerators and domain-specific architectures · 9%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture
computer arithmetic
0.011990
Evaluating Elementary Functions in a Numerical Coprocessor Based on Rational Approximations · IEEE Trans. Computers 1990
Processor architecture and microarchitecture › computer arithmetic
elementary function evaluation
0.011990
Evaluating Elementary Functions in a Numerical Coprocessor Based on Rational Approximations · IEEE Trans. Computers 1990
Processor architecture and microarchitecture › computer arithmetic
floating-point arithmetic
0.011990
Evaluating Elementary Functions in a Numerical Coprocessor Based on Rational Approximations · IEEE Trans. Computers 1990

Methods — techniques the papers use, named apart from their topics

rational approximation · 0.0
YearPublicationVenuePosition
1990 Evaluating Elementary Functions in a Numerical Coprocessor Based on Rational Approximations
abstract
A different approach to hardware evaluation of elementary functions for high-precision floating-point numbers (in particular, the extended double precision format of the IEEE standard P754) is examined. The evaluation is based on rational approximations of the elementary functions, a method which is commonly used in scientific software packages. A hardware model is presented of a floating-point numeric coprocessor consisting of a fast adder and a fast multiplier, and the minimum hardware required for evaluation of the elementary functions is added to it. Next, rational approximations for evaluating the elementary functions and testing the accuracy of the results are derived. The calculation time of these approximations in the proposed numeric processor is then estimated. It is concluded that rational approximations can successfully complete with previously used methods when execution time and silicon area are considered.>
Israel Koren, Ofra Zinaty
IEEE Trans. Computers2