Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

José Luis Chavez-Hurtado

dblp:131/0575 · also José Luis Chávez-Hurtado · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
1since 2021 · last 2024
0000-0003-4115-0999ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Artificial intelligence and machine learning · 1 · 1 since 2021Systems, architecture and hardware · 1Human-computer interaction and ubiquitous computing · 1 · 1 since 2021Applied, interdisciplinary, general and emerging computing · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Performance modeling and evaluation · 61% Electronic design automation · 30% Integrated circuit design · 9%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test › design validation
post-silicon validation
0.412019
Post-Silicon Receiver Equalization Metamodeling by Artificial Neural Networks · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2019
Performance modeling and evaluation
simulation
0.412019
Post-Silicon Receiver Equalization Metamodeling by Artificial Neural Networks · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2019
Performance modeling and evaluation
surrogate modeling
0.412019
Post-Silicon Receiver Equalization Metamodeling by Artificial Neural Networks · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2019

Methods — techniques the papers use, named apart from their topics

design of experiments · 0.4artificial neural network · 0.4
YearPublicationVenuePosition
2024 Ultralow Current Measurement Circuit with Active Closed-Loop Control for Hydrogen Peroxide Detection in Glucose Levels Healthcare
abstract
This paper presents the design and implementation of a pocket-sized electronic system for quantifying glucose levels in diabetic patients by measuring a byproduct of the chemical reaction of glucose oxidation, such as hydrogen peroxide. A novel Nano Wire sensor obtained the current versus the hydrogen peroxide (H2O2) concentration relationship. The system utilizes a modified amperometric electrochemical sensor circuit topology named "Strong Follower" (SF) to measure current signals from 1 μA to 11 μA accurately. The SF circuit includes active control loop feedback to maintain the output voltage in line with the input voltage, ensuring accurate and stable measurements. Simulation and experimental results demonstrate the effectiveness of the proposed system in quantifying H2O2 concentrations. Experimental tests were conducted using currents of 1, 5, 10, and 15 μA. Additionally, using general-purpose electronic components helps reduce the overall implementation cost, making it more accessible for diabetes healthcare applications.
Fernando Sánchez-Hernández, Esteban Martínez-Guerrero, Cuauhtémoc R. Aguilera-Galicia, José Luis Chavez-Hurtado, Jaime Ramírez-Angulo, Elsie Evelyn Araujo-Palomo, Patricia G. López-Cárdenas
CBMS4
2019 Post-Silicon Receiver Equalization Metamodeling by Artificial Neural Networks
abstract
As microprocessor design scales to the 10-nm technology and beyond, traditional pre- and post-silicon validation techniques are unsuitable to get a full system functional coverage. Physical complexity and extreme technology process variations severely limits the effectiveness and reliability of presilicon validation techniques. This scenario imposes the need of sophisticated post-silicon validation approaches to consider complex electromagnetic phenomena and large manufacturing fluctuations observed in actual physical platforms. One of the major challenges in electrical validation of high-speed input/output (HSIO) links in modern computer platforms lies in the physical layer (PHY) tuning process, where equalization techniques are used to cancel undesired effects induced by the channels. Current industrial practices for PHY tuning in HSIO links are very time consuming since they require massive laboratory measurements. An alternative is to use machine learning techniques to model the PHY, and then perform equalization using the resultant surrogate model. In this paper, a metamodeling approach based on neural networks is proposed to efficiently simulate the effects of a receiver equalizer PHY tuning settings. We use several design of experiments techniques to find a neural model capable of approximating the real system behavior without requiring a large amount of actual measurements. We evaluate the models performance by comparing with measured responses on a real server HSIO link.
Francisco Rangel-Patino, José Ernesto Rayas-Sánchez, Andres Viveros-Wacher, José Luis Chavez-Hurtado, Edgar-Andrei Vega-Ochoa, Nagib Hakim
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.4