Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Paula Petrica

dblp:131/5115 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 2013
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-authorSoftware engineering, systems software and programming languages · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 30% Energy-efficient computing · 30% Cloud and datacenter computing · 30%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Cloud and datacenter computing
dynamic adaptation		 0.212013
Flicker: a dynamically adaptive architecture for power limited multicore systems · ISCA 2013
Processor architecture and microarchitecture
multicore design		 0.212013
Flicker: a dynamically adaptive architecture for power limited multicore systems · ISCA 2013
Energy-efficient computing
power management		 0.212013
Flicker: a dynamically adaptive architecture for power limited multicore systems · ISCA 2013
YearPublicationVenuePosition
2013 Flicker: a dynamically adaptive architecture for power limited multicore systems
abstract
Future microprocessors may become so power constrained that not all transistors will be able to be powered on at once. These systems will be required to nimbly adapt to changes in the chip power that is allocated to general-purpose cores and to specialized accelerators.
Paula Petrica, Adam M. Izraelevitz, David H. Albonesi, Christine A. Shoemaker
 ISCA1