Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Ronald M. Guffin

dblp:151/1842 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 1971
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Electronic design automation · 49% Processor architecture and microarchitecture · 45% Integrated circuit design · 6%
Theoretical computer science
1 paper
Algorithms and data structures · 50% Mathematical optimization · 50%

Topics — the 9 heaviest of 9, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware verification and test
fault diagnosis
0.011971
Microdiagnostics for the Standard Computer MLP-900 Processor · IEEE Trans. Computers 1971
Electronic design automation › hardware verification and test › fault diagnosis › logic diagnosis
microdiagnostics
0.011971
Microdiagnostics for the Standard Computer MLP-900 Processor · IEEE Trans. Computers 1971
Processor architecture and microarchitecture › microprogramming
microprogrammable processor
0.011971
Microdiagnostics for the Standard Computer MLP-900 Processor · IEEE Trans. Computers 1971
Processor architecture and microarchitecture
microprogramming
0.011971
Microdiagnostics for the Standard Computer MLP-900 Processor · IEEE Trans. Computers 1971
Electronic design automation
hardware verification and test
0.011971
Microdiagnostics for the Standard Computer MLP-900 Processor · IEEE Trans. Computers 1971
Integrated circuit design › residue number system arithmetic
residue number system processor
0.011962
A Computer for Solving Linear Simultaneous Equations Using the Residue Number System · IRE Trans. Electron. Comput. 1962
Mathematical optimization › continuous optimization › convex optimization › first-order methods › coordinate descent
gauss-seidel methods
0.011962
A Computer for Solving Linear Simultaneous Equations Using the Residue Number System · IRE Trans. Electron. Comput. 1962
Algorithms and data structures › numerical linear algebra
linear system solving
0.011962
A Computer for Solving Linear Simultaneous Equations Using the Residue Number System · IRE Trans. Electron. Comput. 1962
Processor architecture and microarchitecture
computer arithmetic
0.011962
A Computer for Solving Linear Simultaneous Equations Using the Residue Number System · IRE Trans. Electron. Comput. 1962

Methods — techniques the papers use, named apart from their topics

residue number system coding · 0.0component-oriented test programs · 0.0
YearPublicationVenuePosition
1971 Microdiagnostics for the Standard Computer MLP-900 Processor
abstract
This note describes the microdiagnostic approach being used on the Standard Computer MLP-900 processor. This machine is microprogrammable and designed for general-purpose emulation, simulation, and interpretation. As a consequence it has a number of features that make it unusually well suited for the application of microdiagnostics. These include a READ-WRITE control memory, one clock microinstructions, a general-purpose microinstruction repertoire, almost complete microprogram access to the hardware, and the ability to specify test operands as immediate values. These features plus the highly encoded form of microprogramming used greatly facilitate the design and programming of component-oriented test programs. This results in a microdiagnostic which is very compact, has a very short execution time, and requires a relatively short development time. Other advantages include a relatively low hardcore, very thorough testing, and high fault resolution.
Ronald M. Guffin
IEEE Trans. Computers1
1962 A Computer for Solving Linear Simultaneous Equations Using the Residue Number System
abstract
The design of a special-purpose digital computer for solving simultaneous equations which operates with numbers coded in the residue number system is described. Since addition, subtraction or multiplication can be done in one-bit time using this coding, Gauss-Seidel iteration can be done in a very fast and efficient manner. The computer has been arbitrarily designed to solve dense systems of equations with as many as 128 unknowns and sparse systems with as many as 512 unknowns. Operating at a 500-kc clock rate, the computer would be able to perform one complete iteration on a system with 128 unknowns 30 times faster than an IBM 704. Using a 7 digit residue code requiring a 42-bit word, the computer would provide solutions of up to 4 significant figures. By using the best presently obtainable components, computing speed can be increased by a factor of 5. The size of the system which can be handled and the number of significant digits which can be obtained in the solutions can also be extended if desired. The speed of computation obtained with this computer is made possible by the combination of the one-bit-time arithmetic operations obtainable with residue numbers, the high data rate possible with a magnetic drum, and the sequential nature of the Gauss-Seidel iteration procedure. The digital techniques which have been developed to realize a computer of this type include methods of encoding decimal numbers into residue representation, rescaling residue numbers, and decoding residue numbers into binary coded decimal form.
Ronald M. Guffin
IRE Trans. Electron. Comput.1