Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Xiayang Wang

dblp:157/7677 · DBLP profile ↗
← Back
6ranked-venue papers
3as first author
0since 2021 · last 2020
0000-0001-6717-3051ORCID · corroborated

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 4 · 1 first-authorComputer networks · 1 · 1 first-authorSecurity and privacy · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Cloud and datacenter computing · 57% Memory systems · 38% Distributed systems · 6%
Network and information security
1 paper
Systems and software security · 100%
Software engineering, system software, and programming languages
1 paper
Compilers and program optimization · 100%
Databases, data mining, and information retrieval
1 paper
Machine learning and data management · 100%

Topics — the 8 heaviest of 11, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Systems and software security › memory safety
control-flow integrity
0.412020
Secure and Efficient Control Data Isolation with Register-Based Data Cloaking · IEEE Trans. Computers 2020
Systems and software security › memory safety
memory corruption defense
0.412020
Secure and Efficient Control Data Isolation with Register-Based Data Cloaking · IEEE Trans. Computers 2020
Systems and software security
memory safety
0.412020
Secure and Efficient Control Data Isolation with Register-Based Data Cloaking · IEEE Trans. Computers 2020
Memory systems
non-volatile memory
0.412019
Pisces: A Scalable and Efficient Persistent Transactional Memory · USENIX ATC 2019
Memory systems › non-volatile memory › persistent memory
persistent transactional memory
0.412019
Pisces: A Scalable and Efficient Persistent Transactional Memory · USENIX ATC 2019
Cloud and datacenter computing
resource management
0.412019
Learn-as-you-go with Megh: Efficient Live Migration of Virtual Machines · IEEE Trans. Parallel Distributed Syst. 2019
Cloud and datacenter computing › virtualization › virtual machine migration
virtual machine live migration
0.412019
Learn-as-you-go with Megh: Efficient Live Migration of Virtual Machines · IEEE Trans. Parallel Distributed Syst. 2019
Distributed systems
fault tolerance
0.112019
Pisces: A Scalable and Efficient Persistent Transactional Memory · USENIX ATC 2019

Methods — techniques the papers use, named apart from their topics

register allocation · 0.9Intel MPX · 0.9reinforcement learning · 0.8markov decision process · 0.8dimensionality reduction · 0.8
YearPublicationVenuePosition
2020 Secure and Efficient Control Data Isolation with Register-Based Data Cloaking
abstract
Attackers often exploit memory corruption vulnerabilities to overwrite control data and further gain control over victim applications. Despite progress in advanced defensive techniques, such attacks still remain a major security threat. In this article, we present Niffler, a new technique that provides lightweight and practical defense against such attacks. Niffler eliminates the threat of memory corruption over control data by cloaking all control data in registers along its execution and only spilling them into a dedicated read-only area in memory upon a shortage of registers. As an attacker cannot directly overwrite any register or read-only memory pages, no direct memory corruption on control data is feasible. Niffler is made efficient by compactly encoding return address, balancing register allocation, dynamically determining register spilling and leveraging the recent Intel Memory Protection Extensions (MPX) for control data lookup during register restoring. We implement Niffler based on LLVM and conduct a set of evaluations on SPECCPU 2006 and real-world applications. Performance evaluation shows that Niffler introduces an average of only 6.3 percent overhead on SPECCPU 2006 C programs and an average of 28.2 percent overhead on C++ programs.
Xiayang Wang, Fuqian Huang, Haibo Chen 0001
IEEE Trans. Computers1
2019 Pisces: A Scalable and Efficient Persistent Transactional Memory
Jinyu Gu 0001, Xiayang Wang, Binyu Zang, Haibing Guan, Haibo Chen 0001
USENIX ATC3
2019 DTrace: fine-grained and efficient data integrity checking with hardware instruction tracing
abstract
Recently released Intel processors have been equipped with hardware instruction tracing facilities to securely and efficiently record the program execution path. In this paper, we study a case for data integrity checking based on Intel Processor Trace (Intel PT), the instruction tracing facility on x86 processors. We incorporate software instrumentation and hardware instruction tracing to guarantee fine-grained data integrity without frequently switching the processor mode. We incorporate the idea in a system named DTrace which provides primitives to instruct Intel PT to capture the data load and store events, even current Intel PT implementations only record control transfers. The trace is analyzed before the program makes security-sensitive operations. We apply DTrace in several case studies to show that the primitives that DTrace provides are easy to use and help to enhance data integrity in applications. We further evaluate DTrace with several microbenchmarks to show the time cost that DTrace’s data tracing operation incurs. We also evaluate DTrace on Nginx to show the performance impact when Nginx is enhanced in security to provide the integrity during the runtime execution for programmer-defined security sensitive data. We find the performance overhead that DTrace incurs for the data tracing is moderate.
Xiayang Wang, Fuqian Huang, Haibo Chen 0001
Cybersecur.1
2019 Learn-as-you-go with Megh: Efficient Live Migration of Virtual Machines
abstract
Cloud providers leverage live migration of virtual machines to reduce energy consumption and allocate resources efficiently in data centers. Each migration decision depends on three questions: when to move a virtual machine, which virtual machine to move and where to move it? Dynamic, uncertain, and heterogeneous workloads running on virtual machines make such decisions difficult. Knowledge-based and heuristics-based algorithms are commonly used to tackle this problem. Knowledge-based algorithms, such as MaxWeight scheduling algorithms, are dependent on the specifics and the dynamics of the targeted Cloud architectures and applications. Heuristics-based algorithms, such as MMT algorithms, suffer from high variance and poor convergence because of their greedy approach. We propose an online reinforcement learning algorithm called Megh. Megh does not require prior knowledge of the workload rather learns the dynamics of workloads as-it-goes. Megh models the problem of energy- and performance-efficient resource management during live migration as a Markov decision process and solves it using a functional approximation scheme. While several reinforcement learning algorithms are proposed to solve this problem, these algorithms remain confined to the academic realm as they face the curse of dimensionality. They are either not scalable in real-time, as it is the case of MadVM, or need an elaborate offline training, as it is the case of Q-learning. These algorithms often incur execution overheads which are comparable with the migration time of a VM. Megh overcomes these deficiencies. Megh uses a novel dimensionality reduction scheme to project the combinatorially explosive state-action space to a polynomial dimensional space with a sparse basis. Megh has the capacity to learn uncertain dynamics and the ability to work in real-time without incurring significant execution overhead. Megh is both scalable and robust. We implement Megh using the CloudSim toolkit and empirically evaluate its performance with the PlanetLab and the Google Cluster workloads. Experiments validate that Megh is more cost-effective, converges faster, incurs smaller execution overhead and is more scalable than MadVM and MMT. An empirical sensitivity analysis explicates the choice of parameters in experiments.
Debabrota Basu, Xiayang Wang, Yang Hong 0007, Haibo Chen 0001, Stéphane Bressan
IEEE Trans. Parallel Distributed Syst.2
2017 Learn-as-You-Go with Megh: Efficient Live Migration of Virtual Machines
abstract
We propose a reinforcement learning algorithm, Megh, for live migration of virtual machines that simultaneously reduces the cost of energy consumption and enhances the performance. Megh learns the uncertain dynamics of workloads as-it-goes. Megh uses a dimensionality reduction scheme to projectthe combinatorially explosive state-action space to a polynomial dimensional space. These schemes enable Megh to be scalable and to work in real-time. We experimentally validate that Megh is more cost-effective and time-efficient than the MadVM and MMT algorithms.
Debabrota Basu, Xiayang Wang, Yang Hong 0007, Haibo Chen 0001, Stéphane Bressan
ICDCS2
2015 An algorithmic distance estimation scheme for diffusion based molecular communication systems
abstract
Molecules are often used as the information carrier to accomplish communications among nano-machines. To achieve a fast and reliable transmission, knowing the distance between the transmitter (TX) and the receiver (RX) is of great importance. In this paper, an algorithmic distance estimation scheme is proposed whereby, the RX estimates the distance by way of counting the number of molecules within a fixed period of time. Two optimisation methods have been also proposed and explained. Simulations are carried out to show the accuracy and to discover how the diffusion channel will influence the performance. Results illustrate that this estimation scheme and proposed optimisation methods will bring an enhancement to the area of molecular communications.
Xiayang Wang, Matthew D. Higgins, Mark S. Leeson
ICC1