Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Harshad Kasture

dblp:16/9104 · DBLP profile ↗
← Back
6ranked-venue papers
3as first author
0since 2021 · last 2018
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 6 · 3 first-authorSoftware engineering, systems software and programming languages · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
5 papers
Memory systems · 59% Processor architecture and microarchitecture · 13% Cloud and datacenter computing · 9%
Software engineering, system software, and programming languages
1 paper
Operating systems · 100%

Topics — the 13 heaviest of 16, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
cache design
0.312018
KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores · HPCA 2018
Memory systems › cache management
cache partitioning
0.312018
KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores · HPCA 2018
Memory systems › cache management
cache sharing
0.312018
KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores · HPCA 2018
Memory systems › memory hierarchy › cache hierarchy
last-level cache
0.312018
KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores · HPCA 2018
Processor architecture and microarchitecture
chip multiprocessor
0.322018
Ubik: efficient cache sharing with strict qos for latency-critical workloads · ASPLOS 2014
KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores · HPCA 2018
Energy-efficient computing
power management
0.212015
Rubik: fast analytical power management for latency-critical systems · MICRO 2015
Memory systems
cache
0.212014
Ubik: efficient cache sharing with strict qos for latency-critical workloads · ASPLOS 2014
Performance modeling and evaluation
simulation
0.112010
Graphite: A distributed parallel simulator for multicores · HPCA 2010
Cloud and datacenter computing › datacenter architecture
datacenter server
0.112015
Rubik: fast analytical power management for latency-critical systems · MICRO 2015
Cloud and datacenter computing › quality of service
tail latency
0.112015
Rubik: fast analytical power management for latency-critical systems · MICRO 2015
Cloud and datacenter computing
latency-critical applications
0.112014
Ubik: efficient cache sharing with strict qos for latency-critical workloads · ASPLOS 2014
Processor architecture and microarchitecture
many-core architecture
0.012012
The case for elastic operating system services in fos · DAC 2012
Electronic design automation
design space exploration
0.012010
Graphite: A distributed parallel simulator for multicores · HPCA 2010

Methods — techniques the papers use, named apart from their topics

profiling · 0.3clustering · 0.3elastic resource management · 0.3analytical modeling · 0.2cache partitioning · 0.2lax synchronization · 0.1direct execution · 0.1
YearPublicationVenuePosition
2018 KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores
abstract
Cache partitioning is now available in commercial hardware. In theory, software can leverage cache partitioning to use the last-level cache better and improve performance. In practice, however, current systems implement way-partitioning, which offers a limited number of partitions and often hurts performance. These limitations squander the performance potential of smart cache management. We present KPart, a hybrid cache partitioning-sharing technique that sidesteps the limitations of way-partitioning and unlocks significant performance on current systems. KPart first groups applications into clusters, then partitions the cache among these clusters. To build clusters, KPart relies on a novel technique to estimate the performance loss an application suffers when sharing a partition. KPart automatically chooses the number of clusters, balancing the isolation benefits of way-partitioning with its potential performance impact. KPart uses detailed profiling information to make these decisions. This information can be gathered either offline, or online at low overhead using a novel profiling mechanism. We evaluate KPart in a real system and in simulation. KPart improves throughput by 24% on average (up to 79%) on an Intel Broadwell-D system, whereas prior per-application partitioning policies improve throughput by just 1.7% on average and hurt 30% of workloads. Simulation results show that KPart achieves most of the performance of more advanced partitioning techniques that are not yet available in hardware.
Nosayba El-Sayed, Anurag Mukkara, Po-An Tsai, Harshad Kasture, Xiaosong Ma, Daniel Sánchez 0003
HPCA4
2017 POSTER: Improving Datacenter Efficiency Through Partitioning-Aware Scheduling
abstract
Datacenter servers often colocate multiple applications to improve utilization and efficiency. However, colocated applications interfere in shared resources, e.g., the last-level cache (LLC) and DRAM bandwidth, causing performance inefficiencies. Prior work has proposed two disjoint approaches to address interference. First, techniques that partition shared resources like the LLC can provide isolation and trade performance among colocated applications within a single node. But partitioning techniques are limited by the fixed resource demands of the applications running on the node. Second, interference-aware schedulers try to find resource-compatible applications and schedule them across nodes to improve performance. But prior schedulers are hampered by the lack of partitioning hardware in conventional multicores, and are forced to take conservative colocation decisions, leaving significant performance on the table. We show that memory-system partitioning and scheduling are complementary, and performing them in a coordinated fashion yields significant benefits. We present Shepherd, a joint scheduler and resource partitioner that seeks to maximize cluster-wide throughput. Shepherd uses detailed application profiling data to partition the shared LLC and to estimate the impact of DRAM bandwidth contention among colocated applications. Shepherd's scheduler leverages this information to colocate applications with complementary resource requirements, improving resource utilization and cluster throughput. We evaluate Shepherd in simulation and on a real cluster with hardware support for cache partitioning. When managing mixes of server and scientific applications, Shepherd improves cluster throughput over an unpartitioned system by 38% on average.
Harshad Kasture, Nosayba El-Sayed, Nathan Beckmann, Xiaosong Ma, Daniel Sánchez 0003
PACT1
2015 Rubik: fast analytical power management for latency-critical systems
abstract
Latency-critical workloads (e.g., web search), common in datacenters, require stable tail (e.g., 95th percentile) latencies of a few milliseconds. Servers running these workloads are kept lightly loaded to meet these stringent latency targets. This low utilization wastes billions of dollars in energy and equipment annually.
Harshad Kasture, Davide B. Bartolini, Nathan Beckmann, Daniel Sánchez 0003
MICRO1
2014 Ubik: efficient cache sharing with strict qos for latency-critical workloads
abstract
Chip-multiprocessors (CMPs) must often execute workload mixes with different performance requirements. On one hand, user-facing, latency-critical applications (e.g., web search) need low tail (i.e., worst-case) latencies, often in the millisecond range, and have inherently low utilization. On the other hand, compute-intensive batch applications (e.g., MapReduce) only need high long-term average performance. In current CMPs, latency-critical and batch applications cannot run concurrently due to interference on shared resources. Unfortunately, prior work on quality of service (QoS) in CMPs has focused on guaranteeing average performance, not tail latency.
Harshad Kasture, Daniel Sánchez 0003
ASPLOS1
2012 The case for elastic operating system services in fos
abstract
Given exponential scaling, it will not be long before chips with hundreds of cores are standard. For OS designers, this new trend in architectures provides a new opportunity to explore different research directions in scaling operating systems. The primary question facing OS designers over the next ten years will be: What is the correct design of OS services that will scale up to hundreds or thousands of cores, and adapt to the unprecedented variability in demand of the system resources? A fundamental research challenge addressed in this paper is to identify some characteristics of such a scalable OS service for next multicore and cloud computing chips.
Lamia Youseff, Nathan Beckmann, Harshad Kasture, Charles Gruenwald III, David Wentzlaff, Anant Agarwal
DAC3
2010 Graphite: A distributed parallel simulator for multicores
abstract
This paper introduces the Graphite open-source distributed parallel multicore simulator infrastructure. Graphite is designed from the ground up for exploration of future multi-core processors containing dozens, hundreds, or even thousands of cores. It provides high performance for fast design space exploration and software development. Several techniques are used to achieve this including: direct execution, seamless multicore and multi-machine distribution, and lax synchronization. Graphite is capable of accelerating simulations by distributing them across multiple commodity Linux machines. When using multiple machines, it provides the illusion of a single process with a single, shared address space, allowing it to run off-the-shelf pthread applications with no source code modification. Our results demonstrate that Graphite can simulate target architectures containing over 1000 cores on ten 8-core servers. Performance scales well as more machines are added with near linear speedup in many cases. Simulation slowdown is as low as 41× versus native execution.
Jason E. Miller, Harshad Kasture, George Kurian, Charles Gruenwald III, Nathan Beckmann, Christopher Celio, Jonathan Eastep, Anant Agarwal
HPCA2