Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Jon Nelson

dblp:170/5574 · DBLP profile ↗
← Back
3ranked-venue papers
2as first author
2since 2021 · last 2026
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Theory of computation · 2 · 2 first-author · 2 since 2021Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Theoretical computer science
2 papers
Quantum computing and quantum information · 83% Computational complexity · 17%
Human-computer interaction and pervasive computing
1 paper
Ubiquitous computing and smart environments · 100%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Emerging computing paradigms · 70% Energy-efficient computing · 30%

Topics — the 9 heaviest of 9, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Computational complexity
circuit complexity
1.012026
Non-Clifford Gates Are Required for Long-Term Memory · CCC 2026
Quantum computing and quantum information › quantum error correction
fault-tolerant quantum computation
1.012026
Polynomial-Time Classical Simulation of Noisy Quantum Circuits with Naturally Fault-Tolerant Gates · SODA 2026
Quantum computing and quantum information › quantum computing
quantum advantage
1.012026
Polynomial-Time Classical Simulation of Noisy Quantum Circuits with Naturally Fault-Tolerant Gates · SODA 2026
Quantum computing and quantum information
quantum circuit
1.012026
Non-Clifford Gates Are Required for Long-Term Memory · CCC 2026
Quantum computing and quantum information
quantum circuit simulation
1.012026
Polynomial-Time Classical Simulation of Noisy Quantum Circuits with Naturally Fault-Tolerant Gates · SODA 2026
Quantum computing and quantum information
reversible circuits
1.012026
Non-Clifford Gates Are Required for Long-Term Memory · CCC 2026
Ubiquitous computing and smart environments › context recognition
activity recognition
0.412020
AdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices · DAC 2020
Emerging computing paradigms › quantum computer architecture
fault-tolerant quantum computing
0.312026
Non-Clifford Gates Are Required for Long-Term Memory · CCC 2026
Energy-efficient computing › low-power design
low-power sensing
0.112020
AdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices · DAC 2020

Methods — techniques the papers use, named apart from their topics

percolation theory · 1.0pauli path analysis · 1.0lower bound arguments · 1.0lower bound argument · 1.0sensor configuration switching · 0.9feature extraction · 0.9classification · 0.9
YearPublicationVenuePosition
2026 Non-Clifford Gates Are Required for Long-Term Memory
abstract
Noisy computation and reversible computation have been studied separately, and it is known that they are as powerful as unrestricted computation. We study the case where both noise and reversibility are combined and show that the combined model is weaker than unrestricted computation. In our noisy reversible circuits, each wire is flipped with probability p each time step, and all the inputs to the circuit are present in time 0. We prove that any noisy reversible circuit must have size exponential in its depth in order to compute a function with high probability. This is tight as we show that any circuit can be converted into a noise-resistant reversible one with a blow up in size which is exponential in the depth. This establishes that noisy reversible computation has the power of the complexity class NC^1. We extend this to quantum circuits(QC). We prove that any noisy QC which is not worthless, and for which all inputs are present at time 0, must have size exponential in its depth. (This high-lights the fact that fault tolerant QC must use a constant supply of inputs all the time.) For the lower bound, we show that quasi-polynomial noisy QC are at least powerful as logarithmic depth QC, (or QNC^1). Making these bounds tight is left open in the quantum case.
Jon Nelson, Joel Rajakumar, Michael J. Gullans
CCC1
2026 Polynomial-Time Classical Simulation of Noisy Quantum Circuits with Naturally Fault-Tolerant Gates
abstract
We construct a polynomial-time classical algorithm that samples from the output distribution of noisy geometrically local Clifford circuits with any product-state input and single-qubit measurements in any basis. Our results apply to circuits with nearest-neighbor gates on an \(O(1)\text{-D}\) architecture with depolarizing noise after each gate. Importantly, we assume that the circuit does not contain qubit resets or mid-circuit measurements. This class of circuits includes Clifford-magic circuits and Conjugated-Clifford circuits, which are important candidates for demonstrating quantum advantage using non-universal gates. Additionally, our results can be extended to the case of IQP circuits augmented with CNOT gates, which is another class of non-universal circuits that are relevant to current experiments. Importantly, these results do not require randomness assumptions over the circuit families considered (such as anticoncentration properties) and instead hold for every circuit in each class as long as the depth is above a constant threshold. This allows us to rule out the possibility of fault-tolerance in these circuit models. As a key technical step, we prove that interspersed noise causes a decay of long-range entanglement at depths beyond a critical threshold. To prove our results, we merge techniques from percolation theory and Pauli path analysis.
Jon Nelson, Joel Rajakumar, Dominik Hangleiter, Michael J. Gullans
SODA1
2020 AdaSense: Adaptive Low-Power Sensing and Activity Recognition for Wearable Devices
abstract
Wearable devices have strict power and memory limitations. As a result, there is a need to optimize the power consumption on those devices without sacrificing the accuracy. This paper presents AdaSense: a sensing, feature extraction and classification co-optimized framework for Human Activity Recognition. The proposed techniques reduce the power consumption by dynamically switching among different sensor configurations as a function of the user activity. The framework selects configurations that represent the pareto-frontier of the accuracy and energy trade-off. AdaSense also uses low-overhead processing and classification methodologies. The introduced approach achieves 69% reduction in the power consumption of the sensor with less than 1.5% decrease in the activity recognition accuracy.
Marina Neseem, Jon Nelson, Sherief Reda
DAC2