Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

H. C. Toorng

dblp:177/1214 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1973
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › logic synthesis
finite state machine synthesis
0.011973
Algorithms for Multiple Shift Register Realizations of Sequential Machines · IEEE Trans. Computers 1973
Electronic design automation
logic synthesis
0.011973
Algorithms for Multiple Shift Register Realizations of Sequential Machines · IEEE Trans. Computers 1973
Electronic design automation › logic synthesis › sequential circuit synthesis
shift-register realization
0.011973
Algorithms for Multiple Shift Register Realizations of Sequential Machines · IEEE Trans. Computers 1973
YearPublicationVenuePosition
1973 Algorithms for Multiple Shift Register Realizations of Sequential Machines
abstract
This paper considers the problem of realizing synchronous sequential machines with shift registers. The problem is approached in two steps.
William D. Roome, H. C. Toorng
IEEE Trans. Computers2