Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

Jung-Chang Huang

dblp:178/4057 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1971
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 44% Reconfigurable computing and FPGAs · 44% Electronic design automation · 13%

Topics — the 2 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › VLSI design
cellular array
0.011971
A Universal Cellular Array · IEEE Trans. Computers 1971
Electronic design automation › logic synthesis
boolean function realization
0.011971
A Universal Cellular Array · IEEE Trans. Computers 1971

Methods — techniques the papers use, named apart from their topics

function realization algorithm · 0.0combinational logic cell design · 0.0
YearPublicationVenuePosition
1971 A Universal Cellular Array
abstract
A new type of fixed-cell fixed-interconnection homogeneous cellular array that is capable of realizing any switching network is developed. The array is composed of identical combinational logic cells with three inputs and three outputs. The logic cells are arranged in a rectangular array with uniform interconnection structure. The signal flow is unilateral in the vertical direction and bilateral in the horizontal direction. Each n-column array is capable of realizing any set of n functions of n variables. The functional capabilities of the array can be changed by appropriately setting the parameters on the edges of the array. Algorithms for the realization of a set of n functions of n variables by using this type of array are presented.
Jung-Chang Huang
IEEE Trans. Computers1