Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Bore-Ren A. Jeng

dblp:178/4928 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1972
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 87% Integrated circuit design · 13%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
logic synthesis
0.011972
Improved State Assignment Selection Tests · IEEE Trans. Computers 1972
Electronic design automation › logic synthesis › state assignment
state assignment selection
0.011972
Improved State Assignment Selection Tests · IEEE Trans. Computers 1972
Integrated circuit design
asynchronous circuit design
0.011972
Improved State Assignment Selection Tests · IEEE Trans. Computers 1972

Methods — techniques the papers use, named apart from their topics

critical race-free assignment tests · 0.0
YearPublicationVenuePosition
1972 Improved State Assignment Selection Tests
abstract
Critical race-free internal-state assignments can be found by several methods. Often these methods produce several assignments for the same flow table. New and improved tests are presented that can be used to select that assignment which is most likely to produce a set of simple design equations. These tests are applicable to the next-state equations as well as the output equations. The tests are applicable to circuits that are to be realized with NAND gates or set-reset (SR) flip-flops. Another advantage of these tests is that they allow comparison between state assignments with differing numbers of internal-state variables.
Gary K. Maki, Dwight H. Sawin III, Bore-Ren A. Jeng
IEEE Trans. Computers3