Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Joseph O. Campeau

dblp:178/7357 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 1969
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Processor architecture and microarchitecture · 26% Parallel and multicore computing · 26% Hardware reliability and fault tolerance · 26%

Topics — the 7 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Parallel and multicore computing
array processor
0.011969
The Block-Oriented Computer · IEEE Trans. Computers 1969
Processor architecture and microarchitecture
multicore design
0.011969
The Block-Oriented Computer · IEEE Trans. Computers 1969
Hardware reliability and fault tolerance
self-healing
0.011969
The Block-Oriented Computer · IEEE Trans. Computers 1969
Integrated circuit design
digital circuit design
0.011957
The Synthesis and Analysis of Digital Systems by Boolean Matrices · IRE Trans. Electron. Comput. 1957
Electronic design automation › logic synthesis
digital system synthesis
0.011957
The Synthesis and Analysis of Digital Systems by Boolean Matrices · IRE Trans. Electron. Comput. 1957
Electronic design automation
logic synthesis
0.011957
The Synthesis and Analysis of Digital Systems by Boolean Matrices · IRE Trans. Electron. Comput. 1957
Integrated circuit design › VLSI design
wafer-scale integration
0.011969
The Block-Oriented Computer · IEEE Trans. Computers 1969

Methods — techniques the papers use, named apart from their topics

software-based processor substitution · 0.0boolean matrix · 0.0block orientation · 0.0
YearPublicationVenuePosition
1969 The Block-Oriented Computer
abstract
LSI will have a profound effect on the design of computer systems ranging from evolutionary changes in implementation to revolutionary changes in basic architecture. This paper discusses a computer composed of an array of processors. Entire wafers are used, rather than wafers diced into chips. The computer utilizes software to substitute process elements for the purpose of compensating for imperfect yield on the wafer. The computer organization possesses a property called block orientation which permits the use of whole LSI wafers with low yields without requiring a secondary metalization manufacturing step. Through the use of a unique computing algorithm, the parallelism and communication problems inherent to array processors are minimized. Processing systems of the sort discussed can possess a self-healing capability.
Joseph O. Campeau
IEEE Trans. Computers1
1957 The Synthesis and Analysis of Digital Systems by Boolean Matrices
abstract
In this paper methods are described by which Boolean matrices can be used to synthesize digital systems. The matrices offer a means by which the design of such systems can be systematized much in the same way as do matrix methods when applied to electrical circuit design. They also present a means by which the problems of optimum logical design and programming can be approached.
Joseph O. Campeau
IRE Trans. Electron. Comput.1