Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Kuo A. Chen

dblp:178/9292 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1968
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 67% Integrated circuit design · 33%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › memory circuit design
memory array design
0.011968
Computer Aided Memory Design Using Transmission Line Models · IEEE Trans. Computers 1968
Electronic design automation › signal integrity
pulse propagation
0.011968
Computer Aided Memory Design Using Transmission Line Models · IEEE Trans. Computers 1968
Electronic design automation › interconnect modeling
transmission line modeling
0.011968
Computer Aided Memory Design Using Transmission Line Models · IEEE Trans. Computers 1968

Methods — techniques the papers use, named apart from their topics

transmission line modeling · 0.0
YearPublicationVenuePosition
1968 Computer Aided Memory Design Using Transmission Line Models
abstract
Abstract—This paper describes a computer program for analyzing a class of transmission line configurations which arise in the design of memory arrays. The systems analyzed by the program consist of interconnected pairs of mutually coupled distributed parameter transmission lines driven and terminated by linear lumped element networks. A brief discussion of the mathematical model and its implementation is given and applications of the program to the design of 2½D and 3D memory arrays are described. The applications illustrate how the program can be used to evaluate pulse propagation characteristics and noise generation mechanisms within a memory array.
Kuo A. Chen
IEEE Trans. Computers1