Cong Wang 0040

dblp:18/2771-40 · DBLP profile ↗
← Back
5ranked-venue papers
4as first author
5since 2021 · last 2026
0000-0003-1902-2894ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 5 · 4 first-author · 5 since 2021
YearPublicationVenuePosition
2026 MICSim: A modular pre-circuit simulator for mixed-signal compute-in-memory accelerators in CNNs and transformers
Cong Wang 0040, Shanshi Huang
Integr.1
2025 MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator
abstract
This work introduces MICSim, an open-source, pre-circuit simulator designed for early-stage evaluation of chip-level software performance and hardware overhead of mixed-signal compute-in-memory (CIM) accelerators. MICSim features a modular design, allowing easy multi-level co-design and design space exploration. Modularized from the state-of-the-art CIM simulator NeuroSim, MICSim provides a highly configurable simulation framework supporting multiple quantization algorithms, diverse circuit/architecture designs, and different memory devices. This modular approach also allows MICSim to be effectively extended to accommodate new designs.
Cong Wang 0040, Shanshi Huang
ASP-DAC1
2024 PerfTop: Towards performance prediction of distributed learning over general topology
Changzhi Yan, Zehan Zhu, Youcheng Niu, Cong Wang 0040, Cheng Zhuo, Jinming Xu 0002
J. Parallel Distributed Comput.4
2024 On Model Order Reduction and Exponential Integrator for Transient Circuit Simulation
abstract
Model order reduction (MOR) has long been a mainstream strategy to accelerate large scale transient circuit simulation. Exponential integrator (EI) based on Krylov subspace approximation methods, on the other hand, are more recently developed for a similar goal. This article aims to examine in-depth the underlying relationship between model order reduction (MOR) and exponential integrator (EI) that are commonly seen as two separate methods. The main finding is that EI can be viewed as a moment-matching MOR in the time-domain. Specifically, EI, under certain conditions, is equivalent to performing moment-matching MOR based on rational Krylov subspace projection at each time step with a single input vector and a selected expansion point, then advancing the reduced system one step in the time-domain. The equivalence is mathematically proved under different settings and numerically verified in the experiments. Their differences in the transient circuit analysis context are also elaborated from various perspectives. It is hoped that these new insights would benefit the future development of this classical EDA topic.
Cong Wang 0040, Dongen Yang, Jinming Lyu, Cheng Zhuo, Quan Chen 0007
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
2022 EI-MOR: A Hybrid Exponential Integrator and Model Order Reduction Approach for Transient Power/Ground Network Analysis
abstract
Exponential integrator (EI) method has been proved to be an effective technique to accelerate large-scale transient power/ground network analysis. However, EI requires the inputs to be piece-wise linear (PWL) in one step, which greatly limits the step size when the inputs are poorly aligned. To address this issue, in this work we first elucidate with mathematical proof that EI, when used together with the rational Krylov subspace, is equivalent to performing a moment-matching model order reduction (MOR) with single input in each time step, then advancing the reduced system using EI in the same step. Based on this equivalence, we next devise a hybrid method, EI-MOR, to combine the usage of EI and MOR in the same transient simulation. A majority group of well-aligned inputs are still treated by EI as usual, while a few misaligned inputs are selected to be handled by a MOR process producing a reduced model that works for arbitrary inputs. Therefore the step size limitation imposed by the misaligned inputs can be largely alleviated. Numerical experiments are conducted to demonstrate the efficacy of the proposed method.
Cong Wang 0040, Dongen Yang, Quan Chen 0007
ICCAD1