Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

John L. Haynes

dblp:181/6294 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 1962
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 68% Memory systems · 32%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
magnetic core memory
0.021962
Magnetic Core Access Switches · IRE Trans. Electron. Comput. 1962
Logic Circuits Using Square-Loop Magnetic Devices: A Survey · IRE Trans. Electron. Comput. 1961
Integrated circuit design › digital circuit design › logic design
logic circuits
0.011961
Logic Circuits Using Square-Loop Magnetic Devices: A Survey · IRE Trans. Electron. Comput. 1961
Integrated circuit design › emerging device technologies
magnetic logic circuits
0.011961
Logic Circuits Using Square-Loop Magnetic Devices: A Survey · IRE Trans. Electron. Comput. 1961

Methods — techniques the papers use, named apart from their topics

survey · 0.0analytical modeling · 0.0
YearPublicationVenuePosition
1962 Magnetic Core Access Switches
abstract
A number of the more commonly known magnetic core access switches are combined in a single analytical model. In addition to yielding as special cases the known access switches on which it is based, this model produces many apparently new switches. Relationships among the various parameters in this model are developed in such a way that the designer may choose the number of drivers, the load-sharing factor, the number of turns of wire per switch core and the magnitude of the maximum disturbing magnetomotive force within certain limits. Several methods are developed for economizing on the number of drivers used in switches, and certain special access switches are treated. The current knowledge is reviewed on a fairly recent and important class of access switches, known as load-sharing zero-noise switches. These switches are compared with one another, and a fundamental theorem is proved that such switches can have no more outputs than inputs. Several new classes of load-sharing zero-noise switches are developed and analyzed; in particular, switches are developed which allow more flexibility in the choice of the load-sharing factor than formerly was the case.
Robert C. Minnick, John L. Haynes
IRE Trans. Electron. Comput.2
1961 Logic Circuits Using Square-Loop Magnetic Devices: A Survey
abstract
The past decade has been a productive period for development in the field of large-scale digital computers. Magnetics has played an increasingly important part in these developments [1]-[8]. Magnetic cores, tapes, and drums have found almost universal acceptance for memory functions. Some future computers will undoubtedly use magnetic logic and control circuits. This survey is a capsule view of twenty-four square-loop magnetic logic circuits which have been proposed or developed so far, with a brief description of the way each circuit or circuit family meets the requirements of logic circuitry. All circuits are treated with a consistent terminology, and the generic relationships among circuits are stressed. Included in this survey are parallel and series transfer core-diode schemes, core-transistor schemes, and all-magnetic schemes of various topologies.
John L. Haynes
IRE Trans. Electron. Comput.1