Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Arthur Rothbart

dblp:182/0092 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1961
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 87% Embedded and real-time systems · 13%

Topics — the 2 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
delay-line memory
0.011961
Bibliography on magnetostrictive delay lines · IRE Trans. Electron. Comput. 1961
Memory systems › delay-line memory
magnetostrictive delay lines
0.011961
Bibliography on magnetostrictive delay lines · IRE Trans. Electron. Comput. 1961
YearPublicationVenuePosition
1961 Bibliography on magnetostrictive delay lines
abstract
This Bibliography, which has been compiled from many technical publications in this country and abroad, covers a wide area in theory, design, and application. It is of interest to note that the second reference, which discusses the use of a magnetostrictive delay line in an aircraft navigation system, has served as the stimulus for almost all of the consequent research and development. The third reference, which is the first published account of the use of this type of delay line in a digital computer, is of historical importance in the computer art.
Arthur Rothbart
IRE Trans. Electron. Comput.1