Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Advaita Datar

dblp:182/1869 · DBLP profile ↗
← Back
4ranked-venue papers
1as first author
1since 2021 · last 2023
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Software engineering, systems software and programming languages · 4 · 1 first-author · 1 since 2021Theory of computation · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Software engineering, system software, and programming languages
1 paper
Program verification · 75% Software testing · 25%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Program verification › model checking
bounded model checking
0.412019
VeriAbs : Verification by Abstraction and Test Generation · ASE 2019
Program verification
model checking
0.412019
VeriAbs : Verification by Abstraction and Test Generation · ASE 2019
Program verification › model checking › state space exploration
reachability analysis
0.412019
VeriAbs : Verification by Abstraction and Test Generation · ASE 2019
Software testing
test generation
0.412019
VeriAbs : Verification by Abstraction and Test Generation · ASE 2019

Methods — techniques the papers use, named apart from their topics

test generation · 0.4explicit-state model checking · 0.4bounded model checking · 0.4abstraction · 0.4
YearPublicationVenuePosition
2023 Towards Synthesis of Code for Calculations Using Their Specifications
Advaita Datar, Amey Zare, R. Venkatesh 0001, Asia A
ENASE1
2019 VeriAbs : Verification by Abstraction and Test Generation
abstract
Verification of programs continues to be a challenge and no single known technique succeeds on all programs. In this paper we present VeriAbs, a reachability verifier for C programs that incorporates a portfolio of techniques implemented as four strategies, where each strategy is a set of techniques applied in a specific sequence. It selects a strategy based on the kind of loops in the program. We analysed the effectiveness of the implemented strategies on the 3831 verification tasks from the ReachSafety category of the 8th International Competition on Software Verification (SV-COMP) 2019 and found that although classic techniques - explicit state model checking and bounded model checking, succeed on a majority of the programs, a wide range of further techniques are required to analyse the rest. A screencast of the tool is available at https://youtu.be/Hzh3PPiODwk.
Mohammad Afzal 0001, Asia A, Avriti Chauhan, Bharti Chimdyalwar, Priyanka Darke, Advaita Datar, Shrawan Kumar 0001, R. Venkatesh 0001
ASE6
2018 VeriAbs: Verification by Abstraction and Test Generation - (Competition Contribution)
Priyanka Darke, Sumanth Prabhu S, Bharti Chimdyalwar, Avriti Chauhan, Shrawan Kumar 0001, Animesh Basak Chowdhury, R. Venkatesh 0001, Advaita Datar, Raveendra Kumar Medicherla
TACAS (2)8
2016 Scaling Bounded Model Checking by Transforming Programs with Arrays
Anushri Jana, Uday P. Khedker, Advaita Datar, R. Venkatesh 0001, Niyas C
LOPSTR3