Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Douglas J. Hamilton

dblp:182/9808 · DBLP profile ↗
← Back
3ranked-venue papers
2as first author
0since 2021 · last 1985
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-authorApplied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Interdisciplinary, comprehensive, and emerging computing
1 paper
Computing education · 100%
Computer architecture, parallel and distributed computing, and storage systems
2 papers
Integrated circuit design · 100%

Topics — the 5 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Computing education
curriculum design
0.011985
The role of universities in electronic packaging engineering · Proc. IEEE 1985
Integrated circuit design
digital circuit design
0.021960
Current Build-Up in Avalanche Transistors with Resistance Loads · IRE Trans. Electron. Comput. 1960
A Transistor Pulse Generator for Digital Systems · IRE Trans. Electron. Comput. 1958
Integrated circuit design › digital circuit design
pulse generation
0.021960
Current Build-Up in Avalanche Transistors with Resistance Loads · IRE Trans. Electron. Comput. 1960
A Transistor Pulse Generator for Digital Systems · IRE Trans. Electron. Comput. 1958
Integrated circuit design › analog and mixed-signal circuits
analog circuit design
0.011960
Current Build-Up in Avalanche Transistors with Resistance Loads · IRE Trans. Electron. Comput. 1960
Integrated circuit design › transistor circuits
transistor circuit design
0.011958
A Transistor Pulse Generator for Digital Systems · IRE Trans. Electron. Comput. 1958

Methods — techniques the papers use, named apart from their topics

transient analysis · 0.0diffusion model · 0.0circuit design procedure · 0.0charge variable analysis · 0.0
YearPublicationVenuePosition
1985 The role of universities in electronic packaging engineering
abstract
Characteristics of present and future problems and directions in Level 1 and Level 2 packaging are discussed. Research areas are delineated, and problems amenable to attack by universities are suggested. An example of an existing university research program is given. Methods for universities to develop and implement courses in electronic packaging are discussed. A three-course core presently in use is described; this core can be used to provide Electronic Packaging Engineering emphasis in the M.S. programs of a number of different departments. Guidelines are suggested for the development of educational programs in Electronic Packaging Engineering, including use of industrial interactions and video education.
J. L. Prince, Douglas J. Hamilton, Eileen M. Matz, Zbigniew J. Staszak
Proc. IEEE2
1960 Current Build-Up in Avalanche Transistors with Resistance Loads
abstract
A transient analysis for the avalanche transistor is carried out through the use of a diffusion model described in terms of charge variables. Basically, the current as a function of time is calculated by taking the gradient of the minority carrier charge stored in the base region. Two methods of approximating the distribution of stored charge are described. Good agreement has been obtained between calculated and experimental results; it is found that the rise time for the resistance-load case is about four times that for a capacitance-load case which produces the same peak current. A practical pulse generator circuit is described in which the resistance load takes the form of a delay-line. The performance of this circuit is compared with that of a capacitance-load relaxation oscillator; while the rise time of the former is longer, the pulse shape is more easily controlled.
Douglas J. Hamilton
IRE Trans. Electron. Comput.1
1958 A Transistor Pulse Generator for Digital Systems
abstract
A design procedure is developed for a new transistor pulse generator circuit suitable for use as a building block in a digital system. The circuit produces a pulse whose shape is relatively independent of variations in transistor parameters and load current. Pulse durations in the range 0.5 microsecond to 20 microseconds and load currents of several hundred milliamperes may be obtained.
Douglas J. Hamilton
IRE Trans. Electron. Comput.1