Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

E. Leroy Younker

dblp:185/5001 · DBLP profile ↗
← Back
1ranked-venue papers
1as first author
0since 2021 · last 1957
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 87% Integrated circuit design · 13%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems › magnetic core memory
coincident-current memory
0.011957
A Transistor-Driven Magnetic-Core Memory · IRE Trans. Electron. Comput. 1957
Memory systems
magnetic core memory
0.011957
A Transistor-Driven Magnetic-Core Memory · IRE Trans. Electron. Comput. 1957
Integrated circuit design › transistor circuits
transistor circuit design
0.011957
A Transistor-Driven Magnetic-Core Memory · IRE Trans. Electron. Comput. 1957

Methods — techniques the papers use, named apart from their topics

transistor drive circuits · 0.0magnetic-core selection switches · 0.0
YearPublicationVenuePosition
1957 A Transistor-Driven Magnetic-Core Memory
abstract
A transistor-driven magnetic-core memory which has a capacity of 1024 18-bit words has been built and is being studied. Both the read and write operations employ the coincident-current technique. The memory-drive currents are developed by transistors and the desired memory location is selected by magnetic-core selection switches. Eighteen thousand, four hundred and thirty-two memory cores are used in the storage array, 48 switching cores are used in the selection switches, and 160 transistors are used in core-driving circuits and read-out amplifiers. A typical memory cycle, reading followed immediately by writing, requires 20 microseconds.
E. Leroy Younker
IRE Trans. Electron. Comput.1