Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Minoru Yokota

dblp:19/6792 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1985
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1Software engineering, systems software and programming languages · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 100%

Topics — the 1 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture › instruction set architecture › instruction set style
stack architecture		 0.011985
Design of a High-speed Prolog Machine (HPM) · ISCA 1985

Methods — techniques the papers use, named apart from their topics

compiler-oriented architecture · 0.0
YearPublicationVenuePosition
1985 Design of a High-speed Prolog Machine (HPM)
abstract
This paper describes a High-speed Prolog Machine (HIM) architecture and its hardware structure, which are developed as a product of Fifth Generation Computer System (FGCS} project in Japan.HIM realizes high performance and provides a practical programming environment.A major HIM feature is a large memory capacity and specialized hardware for unification and stack operations.HIM has a compiler-oriented architecture with high-level stack-control instructions.Furthermore, the HIM architecture provides side-effect operations, nonlocal-exit control and multiprocess support primitives, which are effective to develop system programs.The performance is estimated at 280 KLIPS (Kilo Logical Inferences Per Second) in executing a deterministic "concatenate" Prolog program.The HIM processor is implemented with high-speed CCML {Current Mode Logic) chips and with I00 nanosecond machine cycle.
Ryosei Nakazaki, Akihiko Konagaya, Shinichi Habata, Hideo Shimazu, Mamoru Umemura, Masahiro Yamamoto, Minoru Yokota, Takashi Chikayama
 ISCA7