Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Sitong Lu

dblp:196/7830 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
2since 2021 · last 2024
—ORCID · conflict

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1 · 1 since 2021Applied, interdisciplinary, general and emerging computing · 1 · 1 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Memory systems · 70% Reconfigurable computing and FPGAs · 30%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Memory systems
cache design
0.812024
MiCache: An MSHR-inclusive Non-blocking Cache Design for FPGAs · FPGA 2024
Reconfigurable computing and FPGAs
FPGA memory architecture
0.812024
MiCache: An MSHR-inclusive Non-blocking Cache Design for FPGAs · FPGA 2024
Memory systems › cache
miss status holding register
0.812024
MiCache: An MSHR-inclusive Non-blocking Cache Design for FPGAs · FPGA 2024
Memory systems › cache design
non-blocking cache
0.812024
MiCache: An MSHR-inclusive Non-blocking Cache Design for FPGAs · FPGA 2024
Reconfigurable computing and FPGAs
FPGA accelerator
0.212024
MiCache: An MSHR-inclusive Non-blocking Cache Design for FPGAs · FPGA 2024

Methods — techniques the papers use, named apart from their topics

dual pipeline · 0.8BRAM sharing · 0.8
YearPublicationVenuePosition
2024 MiCache: An MSHR-inclusive Non-blocking Cache Design for FPGAs
abstract
On FPGAs, customizing data parallelism can significantly improve performances of applications. However, a large number of applications, such as sparse matrix multiplication, exhibit irregular memory access patterns, for which further improvements are limited by their low memory access efficiency. It is challenging to solve using traditional caches due to the massive cache misses. To address this, prior research efforts are dedicated to developing non-blocking caches withMiss Status Holding Registers (MSHRs) to manage the cache misses and mitigate stalls caused by the misses. However, exsiting approaches allocate dedicatedBlock RAMs (BRAMs) for implementing MSHRs. It introduces complexities in MSHR configurations and potential resource inefficiencies, as MSHR demand is highly dynamic when solving real-world problems. In this paper, we present MiCache, an MSHR-inclusive non-blocking cache design where cache entries and MSHR entries share the same storage spaces to support the dynamic demand for MSHRs during the executions of applications. We design a consistent storage structure for cache and MSHR entries, ensuring a unified and efficient mechanism for cache/MSHR lookup and data access. To further improve the performance, we design a parallel dual pipeline, one of which processes the requests from processing elements, and the other processes the responses from off-chip memory. We implement and evaluate our proposal on a Xilinx Alveo U280 board. Evaluation results show that, compared to the state-of-the-art non-blocking cache design on FPGAs, with equivalent cache configurations, MiCache reduces the BRAM consumption by up to 17%. When using the same amount of BRAM resources, MiCache achieves up to 1.56x performance improvement.
Shaoxian Xu, Sitong Lu, Zhiyuan Shao, Xiaofei Liao, Hai Jin 0001
FPGA2
2024 An Ultrawide Range, Highly Stretchable Liquid Metal Force and Strain Sensor Based on Spiral Multilayer Microfluidic Fibers
abstract
Presently, a variety of soft sensing technologies are available, but there is still an opportunity to research on flexible sensors that can withstand high loads. Here, we report a highly stretchable, wide measuring range, and easy-to-fabricate liquid metal sensor capable of detecting force and strain modes. The key enabling design feature of the proposed sensor is the spiral winding combination of two different types of stretchable liquid metal microfluidic fibers. Pressing or elongating the fibers changes the geometry and, thus, the electrical resistance in a predictable way. The proposed sensor can offer a simple mechanism to measure force up to about 400 N and strain up to about 200% under limited laboratory conditions. The sensor signal is repeatable in both cases. The ability of our sensor in wide measuring range in actual application is verified via detecting the loads of one human body and driving car wheel. We further show a proof of concept of the soft sensor by a soft robotic actuator, enabling the identification of bending angles and object surface features.
Sitong Lu, Jian Jiao 0003
IEEE Trans. Ind. Informatics1