Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Yongxiang Bao

dblp:198/6836 · DBLP profile ↗
← Back
2ranked-venue papers
1as first author
0since 2021 · last 2017
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Embedded and real-time systems · 36% Performance modeling and evaluation · 32% Parallel and multicore computing · 16%
Theoretical computer science
1 paper
Mathematical optimization · 100%

Topics — the 9 heaviest of 10, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Embedded and real-time systems
cyber-physical system platforms
0.312017
Quantitative Performance Evaluation of Uncertainty-Aware Hybrid AADL Designs Using Statistical Model Checking · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2017
Embedded and real-time systems › cyber-physical systems
hybrid system modeling
0.312017
Quantitative Performance Evaluation of Uncertainty-Aware Hybrid AADL Designs Using Statistical Model Checking · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2017
Performance modeling and evaluation
quantitative evaluation
0.312017
Quantitative Performance Evaluation of Uncertainty-Aware Hybrid AADL Designs Using Statistical Model Checking · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2017
Electronic design automation › high-level synthesis › scheduling
resource-constrained scheduling
0.312017
Efficient Resource Constrained Scheduling Using Parallel Two-Phase Branch-and-Bound Heuristics · IEEE Trans. Parallel Distributed Syst. 2017
Performance modeling and evaluation › analytical modeling › formal performance analysis
statistical model checking
0.312017
Quantitative Performance Evaluation of Uncertainty-Aware Hybrid AADL Designs Using Statistical Model Checking · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2017
Parallel and multicore computing
task scheduling
0.312017
Efficient Resource Constrained Scheduling Using Parallel Two-Phase Branch-and-Bound Heuristics · IEEE Trans. Parallel Distributed Syst. 2017
Mathematical optimization › integer programming
branch-and-bound
0.312017
Efficient Resource Constrained Scheduling Using Parallel Two-Phase Branch-and-Bound Heuristics · IEEE Trans. Parallel Distributed Syst. 2017
Mathematical optimization
combinatorial optimization
0.312017
Efficient Resource Constrained Scheduling Using Parallel Two-Phase Branch-and-Bound Heuristics · IEEE Trans. Parallel Distributed Syst. 2017
Embedded and real-time systems › cyber-physical system platforms
train control
0.112017
Quantitative Performance Evaluation of Uncertainty-Aware Hybrid AADL Designs Using Statistical Model Checking · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2017

Methods — techniques the papers use, named apart from their topics

speculation · 0.6parallel search · 0.6branch-and-bound · 0.6statistical model checking · 0.3priced timed automata · 0.3
YearPublicationVenuePosition
2017 Quantitative Performance Evaluation of Uncertainty-Aware Hybrid AADL Designs Using Statistical Model Checking
abstract
The hybrid architecture analysis and design language (AADL) has been proposed to model the interactions between embedded control systems and continuous physical environment. However, the worst-case performance analysis of hybrid AADL designs often leads to overly pessimistic estimations, and is not suitable for accurate reasoning about overall system performance, in particular when the system closely interacts with an uncertain external environment. To address this challenge, this paper proposes a statistical model checking-based framework that can perform quantitative evaluation of uncertainty-aware hybrid AADL designs against various performance queries. Our approach extends hybrid AADL to support the modeling of environment uncertainties. Furthermore, we propose a set of transformation rules that can automatically translate AADL designs together with designers' requirements into networks of priced timed automata and performance queries, respectively. Comprehensive experimental results on the movement authority scenario of Chinese train control system level 3 demonstrate the effectiveness of our approach.
Yongxiang Bao, Mingsong Chen 0001, Qi Zhu 0002, Tongquan Wei, Frédéric Mallet, Tingliang Zhou
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
2017 Efficient Resource Constrained Scheduling Using Parallel Two-Phase Branch-and-Bound Heuristics
abstract
Branch-and-bound (B&B) approaches are widely investigated in resource constrained scheduling (RCS). However, due to the lack of approaches that can generate a tight schedule at the beginning of the search, B&B approaches usually start with a large initial search space, which makes the following search of an optimal schedule time-consuming. To address this problem, this paper proposes a parallel two-phase B&B approach that can drastically reduce the overall RCS time. This paper makes three major contributions: i) it proposes three partial-search heuristics that can quickly find a tight schedule to compact the initial search space; ii) it presents a two-phase search framework that supports the efficient parallel search of an optimal schedule; iii) it investigates various bound sharing and speculation techniques among collaborative tasks to further improve the parallel search performance at different search phases. The experimental results based on well-established benchmarks demonstrate the efficacy of our proposed approach.
Mingsong Chen 0001, Yongxiang Bao, Xin Fu 0001, Geguang Pu, Tongquan Wei
IEEE Trans. Parallel Distributed Syst.2