Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

Hang-Ching Hsieh

dblp:20/49 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1991
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › logic synthesis
logic minimization
0.011991
Combining Logic Minimization and Folding for PLA's · IEEE Trans. Computers 1991
Electronic design automation
logic synthesis
0.011991
Combining Logic Minimization and Folding for PLA's · IEEE Trans. Computers 1991
Electronic design automation
physical design
0.011991
Combining Logic Minimization and Folding for PLA's · IEEE Trans. Computers 1991
Electronic design automation › logic synthesis › logic optimization
PLA folding
0.011991
Combining Logic Minimization and Folding for PLA's · IEEE Trans. Computers 1991

Methods — techniques the papers use, named apart from their topics

product-term substitution · 0.0network partitioning · 0.0
YearPublicationVenuePosition
1991 Combining Logic Minimization and Folding for PLA's
abstract
The authors present an approach that combines logic minimization and folding for a programmable logic array (PLA). An efficient algorithm is proposed for optimal bipartite column folding. In the algorithm, the authors model the PLA personality matrix as a network and the bipartite PLA folding as a partitioning problem of that network. This folding algorithm is able to find optimal solutions for the benchmarks from the literature. The algorithm also substitutes product terms by their alternatives in order to find the one best suited for folding. The authors combine this algorithm and a logic minimization algorithm into a folding system. When comparing the results to those by a conventional approach, about one half of the benchmarks show area gain if product-term-alternatives exist.>
Yu-Chin Hsu, Youn-Long Lin, Hang-Ching Hsieh, Ting-Hai Chao
IEEE Trans. Computers3