Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page
Demo Data from EDBT 2026 / reviewers in the wild / expert

Hyun-Dhong Yoon

dblp:20/942 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 1998
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 61% Processor architecture and microarchitecture · 30% Integrated circuit design · 9%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation › hardware/software co-design
application-specific instruction set processor design		 0.011998
MetaCore: An Application Specific DSP Development System · DAC 1998
Electronic design automation
high-level synthesis		 0.011998
MetaCore: An Application Specific DSP Development System · DAC 1998
Processor architecture and microarchitecture › instruction set architecture
instruction set design		 0.011998
MetaCore: An Application Specific DSP Development System · DAC 1998
Integrated circuit design › digital signal processing circuits
digital signal processor design		 0.011998
MetaCore: An Application Specific DSP Development System · DAC 1998

Methods — techniques the papers use, named apart from their topics

design methodology · 0.0
YearPublicationVenuePosition
1998 MetaCore: An Application Specific DSP Development System
abstract
This paper describes the MetaCore system which is an ASIP (Application-Specific Instruction set Processor) development system targeted for DSP applications. The goal of MetaCore system is to offer an efficient design methodology meeting specifications given as a combination of performance, cost and design turnaround time.
Jin-Hyuk Yang, Byoung-Woon Kim, Sang-Jun Nam, Jang-Ho Cho, Chang-Ho Ryu, Young-Su Kwon, Dae-Hyun Lee, Jong-Yeol Lee, Jong-Sun Kim, Hyun-Dhong Yoon, Jae-Yeol Kim, Kun-Moo Lee, Chan-Soo Hwang, In-Hyung Kim, Jun Sung Kim, Kwang-Il Park, Yong Hoon Lee, Seung Ho Hwang, In-Cheol Park, Chong-Min Kyung
 DAC11