Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Muhammad Kamran Ayub

dblp:202/9645 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 2020
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Hardware reliability and fault tolerance · 28% Integrated circuit design · 28% Emerging computing paradigms · 28%

Topics — the 5 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Emerging computing paradigms › approximate computing › approximate circuit design › approximate arithmetic circuits
approximate adder
0.312017
Statistical Error Analysis for Low Power Approximate Adders · DAC 2017
Integrated circuit design
low-power circuit design
0.312017
Statistical Error Analysis for Low Power Approximate Adders · DAC 2017
Hardware reliability and fault tolerance
soft errors
0.312017
Statistical Error Analysis for Low Power Approximate Adders · DAC 2017
Energy-efficient computing
low-power design
0.112017
Statistical Error Analysis for Low Power Approximate Adders · DAC 2017
Energy-efficient computing
power management
0.112017
Statistical Error Analysis for Low Power Approximate Adders · DAC 2017

Methods — techniques the papers use, named apart from their topics

statistical error analysis · 0.3recursive probability computation · 0.3
YearPublicationVenuePosition
2020 PEAL: Probabilistic Error Analysis Methodology for Low-power Approximate Adders
abstract
Approximate computing has emerged as an efficient design approach for applications with inherent error resilience. Low-power approximate adders (LPAAs), for instance, IMPACT and InXA, are being advocated as building blocks for approximate computing hardware. For their practical adoption, the error caused by these units needs to be pre-evaluated and compared with maximum allowable error bounds for an application. To address this problem, we present PEAL, a Probabilistic error analysis methodology for Low-power Approximate Single and Multi-layered Adder Architectures , while considering variable probabilities for each bit of input operands for a given multi-bit adder design. PEAL is highly generic, linearly scalable, and applicable to any adder type. The analysis provides probability of success, which is accurate for single-layered adder architectures and provides a lower bound for multi-layered architectures. We have shown that state-of-the-art LPAAs can serve as effective building blocks of approximate computing only when the input probabilities are either very high (>0.8) or very low (<0.2). Interestingly, none of the state-of-the-art LPAA units, which to the best of our knowledge are the most widely adopted, has demonstrated effectiveness for mid-range probabilities (0.3–0.7). We have also analytically explained the cause of this usability limitation and proposed its solution. Moreover, we have proposed a method for estimating the Mean-squared Error of datapaths composed of LPAAs, to quantify the magnitude of error introduced in the output due to approximation of the adder units.
Muhammad Kamran Ayub, Muhammad Abdullah Hanif, Osman Hasan, Muhammad Shafique 0001
ACM J. Emerg. Technol. Comput. Syst.1
2017 Statistical Error Analysis for Low Power Approximate Adders
abstract
Low-power approximate adders provide basic building blocks for approximate computing hardware that have shown remarkable energy efficiency for error-resilient applications (like image/video processing, computer vision, etc.), especially for battery-driven portable systems. In this paper, we present a novel scalable, fast yet accurate analytical method to evaluate the output error probability of multi-bit low power adders for a predetermined probability of input bits. Our method recursively computes the error probability by considering the accurate cases only, which are considerably smaller than the erroneous ones. Our method can handle the error analysis of a wider-range of adders with negligible computational overhead. To ensure its rapid adoption in industry and academia, we have open-sourced our LabVIEW and MATLAB libraries.
Muhammad Kamran Ayub, Osman Hasan, Muhammad Shafique 0001
DAC1