Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Michael A. Wyatt

dblp:203/3617 · DBLP profile ↗
← Back
1ranked-venue papers
0as first author
0since 2021 · last 2005
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Applied, interdisciplinary, general and emerging computing · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 91% Reconfigurable computing and FPGAs · 9%

Topics — the 3 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Integrated circuit design › semiconductor technology › semiconductor process technology
BiCMOS technology
0.112005
Smart Phased Array SoCs: A Novel Application for Advanced SiGe HBT BiCMOS Technology · Proc. IEEE 2005
Integrated circuit design › semiconductor devices › heterojunction bipolar transistor
SiGe HBT
0.112005
Smart Phased Array SoCs: A Novel Application for Advanced SiGe HBT BiCMOS Technology · Proc. IEEE 2005
Reconfigurable computing and FPGAs › reconfigurable architecture
reconfigurable logic
0.012005
Smart Phased Array SoCs: A Novel Application for Advanced SiGe HBT BiCMOS Technology · Proc. IEEE 2005

Methods — techniques the papers use, named apart from their topics

onboard digital signal processing · 0.1
YearPublicationVenuePosition
2005 Smart Phased Array SoCs: A Novel Application for Advanced SiGe HBT BiCMOS Technology
abstract
As BiCMOS IC technology continues to advance in scaling and performance, new applications are continually enabled. One such concept is a smart phased array system on a chip (SoC). The combination of high-performance SiGe heterojunction bipolar transistor (HBT) bipolar devices, well-characterized RF/analog passive components, and dense CMOS digital technology provides the capability to create large multielement, electronically tunable phased arrays with onboard processing intelligence, inside a single die. This SoC will have superior characteristics of lower cost, weight, and size as compared to the large multichip, multitechnology, and multipackage systems in deployment today. Furthermore, using reconfigurable logic and embedded memory, this SoC has the advantage of dynamic software and digital signal processing engine updates, without expensive redesigns of the chip. This publication will describe the necessary ingredients to create such an SoC as well as relevant applications of smart phased arrays that require an SiGe HBT BiCMOS technology. Potential markets for this technology include communications systems, weather tracking, radio astronomy, automotive radar, cellular basestation capacity improvement, satellite and aerial resource imaging, ground-level airplane collision avoidance, as well as military tracking and guidance systems.
Brittin C. Kane, Larry A. Geis, Michael A. Wyatt, David G. Copeland, Jeffrey A. Mogensen
Proc. IEEE3