Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Andrea Capitanio

dblp:21/5358 · DBLP profile ↗
← Back
2ranked-venue papers
2as first author
0since 2021 · last 1994
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Processor architecture and microarchitecture · 100%
Software engineering, system software, and programming languages
1 paper
Compilers and program optimization · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture › register file
partitioned register file
0.011992
Partitioned register files for VLIWs: a preliminary analysis of tradeoffs · MICRO 1992
Processor architecture and microarchitecture › instruction-level parallelism
VLIW
0.011992
Partitioned register files for VLIWs: a preliminary analysis of tradeoffs · MICRO 1992
Compilers and program optimization › instruction scheduling
instruction-level parallelism
0.011992
Partitioned register files for VLIWs: a preliminary analysis of tradeoffs · MICRO 1992
YearPublicationVenuePosition
1994 Partitioning of Variables for Multiple-Register-File VLIW Architectures
abstract
Recent trends in microprocessor design heavily rely on large register files with large I/O bandwidths for sustaining performance; a possible solution to relieve this bottleneck is the adoption of multiple register files. In this paper we show how the problem of assigning variables to multiple register banks can be reduced to that of a hypergraph coloring and, also, propose a technique to perform this coloring; this technique is applied to the problem of variable partitioning for rnultipltregister- file VLIW architectures.
Andrea Capitanio, Nikil Dutt, Alexandru Nicolau
ICPP (1)1
1992 Partitioned register files for VLIWs: a preliminary analysis of tradeoffs
Andrea Capitanio, Nikil Dutt, Alexandru Nicolau
MICRO1