Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data.

Linfeng Cheng

dblp:210/0437 · DBLP profile ↗
← Back
5ranked-venue papers
0as first author
1since 2021 · last 2025
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3Computer networks · 1Security and privacy · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
2 papers
Privacy and data protection · 70% Cryptographic primitives and cryptanalysis · 21% Systems and software security · 9%
Computer architecture, parallel and distributed computing, and storage systems
1 paper
Storage systems · 50% Memory systems · 50%

Topics — the 4 heaviest of 5, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Privacy and data protection › privacy-preserving machine learning
privacy-preserving machine learning inference
0.912025
Privacy-Preserving Decision Graph Inference From Homomorphic Lookup Table · IEEE Trans. Dependable Secur. Comput. 2025
Storage systems › file systems › file system design
cryptographic file system
0.412019
NV-eCryptfs: Accelerating Enterprise-Level Cryptographic File System with Non-Volatile Memory · IEEE Trans. Computers 2019
Memory systems
non-volatile memory
0.412019
NV-eCryptfs: Accelerating Enterprise-Level Cryptographic File System with Non-Volatile Memory · IEEE Trans. Computers 2019
Cryptographic primitives and cryptanalysis
homomorphic encryption
0.312025
Privacy-Preserving Decision Graph Inference From Homomorphic Lookup Table · IEEE Trans. Dependable Secur. Comput. 2025

Methods — techniques the papers use, named apart from their topics

oblivious decision · 0.9homomorphic lookup table · 0.9homomorphic encryption · 0.9hardware acceleration · 0.8asynchronous software stack · 0.8adaptive scheduling · 0.8NVM management · 0.8
YearPublicationVenuePosition
2025 Privacy-Preserving Decision Graph Inference From Homomorphic Lookup Table
abstract
This paper studies MPC based decision graph inference (MDGI) where decision graphs (generalization of decision trees) are very popular machine learning models. In MDGI, a modeler holding a private model and a data owner holding private feature vectors jointly run model inference on each vector through an MPC protocol, which outputs the inference result without revealing the model or vector. Several noteworthy MDGI solutions have been proposed, but they remain unsatisfactory for large models due to the high communication cost of oblivious decision, the most complex component in MDGI. Oblivious decision securely evaluates binary tests (Boolean-valued functions) over features without revealing test type, parameter, feature index, or value. All constant-round oblivious decision protocols suffer from high communication costs due to bitwise encryption and transmission. Moreover, most support only one of the three common test types: threshold comparison, equality test, and set containment. We propose Homomorphic Lookup Table (HLT), a novel MPC technique for oblivious decision. HLT circumvents the bitwiseencryption and heavy-communication issue by adopting tablelookup-style computation and amortizing the cost of encrypted table transfer across many inferences. We carefully design the table structure and lookup rules, and integrate homomorphic encryption to optimize performance and support multiple test types. HLT achieves 78 × −4151× reduction in communication for oblivious decision, and is the first method to support all three common test types. Based on HLT, we design constant-round MDGI solutions for two widely used decision graphs: decision trees and scorecards. This is the first privacy-preserving solution for scorecards, and our decision tree solution reduces communication by 27 × −321×.
Lichun Li, Yuan Zhao 0015, Kai Bu, Linfeng Cheng
IEEE Trans. Dependable Secur. Comput.5
2019 Wear-aware Memory Management Scheme for Balancing Lifetime and Performance of Multiple NVM Slots
abstract
Emerging Non-Volatile Memory (NVM) has many advantages, such as near-DRAM speed, byte-addressability, and persistence. Modern computer systems contain many memory slots, which are exposed as a unified storage interface by shared address space. Since NVM has limited write endurance, many wear-leveling techniques are implemented in hardware. However, existing hardware techniques can only effective in a single NVM slot, which cannot ensure wear-leveling among multiple NVM slots. This paper explores how to optimize a storage system with multiple NVM slots in terms of performance and lifetime. We show that simple integration of multiple NVMs in traditional memory policies results in poor reliability. We also reveal that existing hardware wear-leveling technologies are ineffective for a system with multiple NVM slots. In this paper, we propose a common wear-aware memory management scheme for in-memory file system. The proposed memory scheme enables wear-aware control of NVM slot use which minimizes the cost of performance and lifetime. We implemented the proposed memory management scheme and evaluated their effectiveness. The experiments show that the proposed wear-aware memory management scheme can outperform wear-leveling effect by more than 2600x, and the lifetime of NVM can be prolonged by 2.5x, the write performance can be improved by up to 15%.
Chunhua Xiao, Linfeng Cheng, Lei Zhang 0072, Duo Liu 0002, Weichen Liu 0001
MSST2
2019 NV-eCryptfs: Accelerating Enterprise-Level Cryptographic File System with Non-Volatile Memory
abstract
The development of cloud computing and big data results in a large amount of data transmitting and storing. In order to protect sensitive data from leakage and unauthorized access, many cryptographic file systems are proposed to transparently encrypt file contents before storing them on storage devices, such as eCryptfs. However, the time-consuming encryption operations cause serious performance degradation. We found that compared with non-crypto file system EXT4, the performance slowdown could be up to 58.53 and 86.89 percent respectively for read and write with eCryptfs. Although prior work has proposed techniques to improve the efficiency of cryptographic file system through computation acceleration, no solution focused on the inefficiency working flow, which is demonstrated to be a major factor affecting system performance. To address this open problem, we present NV-eCryptfs, an asynchronous software stack for eCryptfs, which utilizes NVM as a fast storage tier on top of slower block devices to fully parallelize encryption and data I/O. We design an efficient NVM management scheme to support the fast parallel cryptographic operations. Besides providing an address space that can be directly accessed by the hardware accelerators, our designed mechanism is able to record the memory allocation states, and supplies a backup plan to deal with the situation of NVM shortage. The additional index structure is built to accelerate lookup operations to determine if a given data block resides in NVM. Moreover, we integrate an adaptive scheduling in NV-eCryptfs to process I/O requests dynamically according to access pattern and request size, which is able to take full utilization of both software and hardware acceleration to boost crypto performance. Our evaluation shows the proposed NV-eCryptfs outperforms the original eCryptfs with software routine 23.41× and 5.82× respectively for read and write.
Chunhua Xiao, Lei Zhang 0072, Weichen Liu 0001, Linfeng Cheng, Pengda Li, Yanyue Pan, Neil W. Bergmann
IEEE Trans. Computers4
2018 Fastlane-ing more flows with less bandwidth for software-Defined networking
Kai Bu, Yuanyuan Yang 0001, Yutian Yang, Linfeng Cheng
Comput. Networks6
2018 DWARM: A wear-aware memory management scheme for in-memory file systems
Lin Wu 0002, Qingfeng Zhuge, Edwin H.-M. Sha, Xianzhang Chen, Linfeng Cheng
Future Gener. Comput. Syst.5