Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Rituraj Kumar

dblp:213/0122 · DBLP profile ↗
← Back
2ranked-venue papers
0as first author
1since 2021 · last 2024
0009-0004-3870-6671ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Distributed systems · 50% Hardware accelerators and domain-specific architectures · 25% GPUs and heterogeneous computing · 25%

Topics — the 4 heaviest of 4, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Distributed systems › fault tolerance
checkpointing
0.812024
Just-In-Time Checkpointing: Low Cost Error Recovery from Deep Learning Training Failures · EuroSys 2024
Distributed systems
fault tolerance
0.812024
Just-In-Time Checkpointing: Low Cost Error Recovery from Deep Learning Training Failures · EuroSys 2024
GPUs and heterogeneous computing
GPU training
0.812024
Just-In-Time Checkpointing: Low Cost Error Recovery from Deep Learning Training Failures · EuroSys 2024
Hardware accelerators and domain-specific architectures
machine learning accelerator
0.812024
Just-In-Time Checkpointing: Low Cost Error Recovery from Deep Learning Training Failures · EuroSys 2024
YearPublicationVenuePosition
2024 Just-In-Time Checkpointing: Low Cost Error Recovery from Deep Learning Training Failures
abstract
Deep Learning training jobs process large amounts of training data using many GPU devices, often running for weeks or months. When hardware or software failures happen, these jobs need to restart, losing the memory state for the Deep Neural Network (DNN) model trained so far, unless checkpointing mechanisms are used to save training state periodically. However, for large models, periodic checkpointing incurs significant steady state overhead, and during recovery, a large number of GPUs need to redo work since the last checkpoint. This is especially problematic when failures are frequent for large DNN (such as Large Language Model) training jobs using many GPUs. In this paper, we present a novel approach of just-in-time checkpointing when failures happen, which enables recovery from failures with just a single minibatch iteration of work replayed by all GPUs. This reduces the cost of error recovery from several minutes to a few seconds per GPU, with nearly zero steady state overhead. This also avoids the guesswork of choosing a checkpointing frequency since failure rates usually have high variance. We discuss how just-in-time checkpointing can be enabled in training code, as well as design of key mechanisms for transparent just-in-time checkpointing without user code change. We analyze the wasted GPU work of just-in-time checkpointing and show that it is less than periodic checkpointing for large numbers of GPUs. We present results from our implementation in modern AI cluster infrastructure.
Tanmaey Gupta, Sanjeev Krishnan, Rituraj Kumar, Abhishek Vijeev, Bhargav S. Gulavani, Nipun Kwatra, Ramachandran Ramjee, Muthian Sivathanu
EuroSys3
2019 In-memory designing of Delay and Toggle flip-flops utilizing Memristor Aided loGIC (MAGIC)
Anindita Chakraborty, Vivek Saurabh, Partha Sarathi Gupta, Rituraj Kumar, Saikat Majumdar, Smriti Das, Hafizur Rahaman 0001
Integr.4