Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Ioana Burcea

dblp:22/2832 · DBLP profile ↗
← Back
7ranked-venue papers
4as first author
0since 2021 · last 2012
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 4 · 3 first-authorDatabases, data management, data science and information retrieval · 3 · 1 first-authorSoftware engineering, systems software and programming languages · 2 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
3 papers
Processor architecture and microarchitecture · 69% Memory systems · 20% Reconfigurable computing and FPGAs · 11%
Software engineering, system software, and programming languages
1 paper
Compilers and program optimization · 100%
Databases, data mining, and information retrieval
1 paper
Data stream processing · 100%

Topics — the 6 heaviest of 7, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Processor architecture and microarchitecture
branch prediction
0.222009
Phantom-BTB: a virtualized branch target buffer design · ASPLOS 2009
Predictor virtualization · ASPLOS 2008
Compilers and program optimization › accelerator compilation
heterogeneous compilation
0.112012
A compiler and runtime for heterogeneous computing · DAC 2012
Processor architecture and microarchitecture › branch prediction
branch target buffer
0.112009
Phantom-BTB: a virtualized branch target buffer design · ASPLOS 2009
Memory systems
on-chip memory
0.122009
Phantom-BTB: a virtualized branch target buffer design · ASPLOS 2009
Predictor virtualization · ASPLOS 2008
Data stream processing
publish/subscribe
0.012003
S-ToPSS: Semantic Toronto Publish/Subscribe System · VLDB 2003
Memory systems
lookup table
0.012008
Predictor virtualization · ASPLOS 2008

Methods — techniques the papers use, named apart from their topics

runtime orchestration · 0.3virtualization · 0.2
YearPublicationVenuePosition
2012 Pointy: a hybrid pointer prefetcher for managed runtime systems
abstract
This work proposes Pointy, a software assisted hardware pointer prefetcher for Java applications. Pointy exploits the strengths of both software and hardware. Its runtime software component communicates points-to relationships between objects to the underlying hardware. This points-to information is maintained and tracked in any managed runtime that implements automatic garbage collection. Pointy stores the object connectivity information in a separate hardware structure and uses it to generate timely pointer prefetches. To achieve a low-cost hardware implementation, Pointy spills the object metadata to the conventional memory hierarchy and retrieves it only when needed. Taking advantage of its hybrid design, Pointy can selectively communicate points-to metadata to the hardware based on class profiling that is readily available at the runtime level, while impractical to extract at the hardware level.
Ioana Burcea, Livio B. Soares, Andreas Moshovos
PACT1
2012 A compiler and runtime for heterogeneous computing
abstract
Heterogeneous systems show a lot of promise for extracting high-performance by combining the benefits of conventional architectures with specialized accelerators in the form of graphics processors (GPUs) and reconfigurable hardware (FPGAs). Extracting this performance often entails programming in disparate languages and models, making it hard for a programmer to work equally well on all aspects of an application. Further, relatively little attention is paid to co-execution---the problem of orchestrating program execution using multiple distinct computational elements that work seamlessly together.
Joshua S. Auerbach, David F. Bacon, Ioana Burcea, Perry Cheng, Stephen J. Fink, Rodric M. Rabbah, Sunil Shukla
DAC3
2011 GPX-matcher: a generic boolean predicate-based XPath expression matcher
abstract
Content-based architectures for XML data dissemination are gaining increasing attention both in academia and industry. These dissemination networks are the building blocks of selective information dissemination applications which have wide applicability such as sharing and integrating information in both scientific and corporate domains. At the heart of these dissemination services is a fast engine for matching of an incoming XML message against stored XPath expressions to determine interested consumers for the message. To achieve the ultra-low response time, predominant in financial message processing, the XPath expression matching must be done efficiently. In this paper, we develop and evaluate a novel algorithm based on a unique encoding of XPath expressions and XML messages, unlike dominating automaton-based algorithms, for efficiently solving this matching problem. We demonstrate a matching time in the millisecond range for millions of XPath expressions which significantly outperforms state-of-the-art algorithms.
Mohammad Sadoghi, Ioana Burcea, Hans-Arno Jacobsen
EDBT2
2009 Phantom-BTB: a virtualized branch target buffer design
abstract
Modern processors use branch target buffers (BTBs) to predict the target address of branches such that they can fetch ahead in the instruction stream increasing concurrency and performance. Ideally, BTBs would be sufficiently large to capture the entire working set of the application and sufficiently small for fast access and practical on-chip dedicated storage. Depending on the application, these requirements are at odds.
Ioana Burcea, Andreas Moshovos
ASPLOS1
2008 Predictor virtualization
abstract
Many hardware optimizations rely on collecting information about program behavior at runtime. This information is stored in lookup tables. To be accurate and effective, these optimizations usually require large dedicated on-chip tables. Although technology advances offer an increased amount of on-chip resources, these resources are allocated to increase the size of on-chip conventional cache hierarchies.
Ioana Burcea, Stephen Somogyi, Andreas Moshovos, Babak Falsafi
ASPLOS1
2004 Disconnected Operation in Publish/Subscribe Middleware
abstract
The decoupling of producers and consumers in time and space in the publish/subscribe paradigm lends itself well to the support of mobile users who roam about the environment and have intermittent network connectivity. This paper identifies the factors that affect the performance of a distributed publish/subscribe architecture supporting mobility; formalizes mobility algorithms for distributed publish/subscribe systems and develops and evaluates optimizations that reduce the costs associated with supporting mobility in publish/subscribe systems. In our analysis, we focus on the "unicast" traffic generated to support mobile users, as opposed to the regular "multicast" traffic used for event dissemination to stationary clients. We find that the network capacity must be doubled to handle the extra load of just 10% of mobile users.
Ioana Burcea, Hans-Arno Jacobsen, Eyal de Lara, Vinod Muthusamy, Milenko Petrovic
Mobile Data Management1
2003 S-ToPSS: Semantic Toronto Publish/Subscribe System
Milenko Petrovic, Ioana Burcea, Hans-Arno Jacobsen
VLDB2