Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Matthew Benjamin Olson

dblp:224/6393 · also Matthew Ben Olson · DBLP profile ↗
← Back
3ranked-venue papers
3as first author
1since 2021 · last 2022
0000-0002-9141-9039ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 3 first-author · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
2 papers
Memory systems · 48% Storage systems · 17% High-performance computing · 17%
Software engineering, system software, and programming languages
1 paper
Operating systems · 100%

Topics — the 9 heaviest of 9, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Storage systems
data placement
0.612022
Online Application Guidance for Heterogeneous Memory Systems · ACM Trans. Archit. Code Optim. 2022
Memory systems › memory management
heterogeneous memory management
0.612022
Online Application Guidance for Heterogeneous Memory Systems · ACM Trans. Archit. Code Optim. 2022
High-performance computing
performance optimization
0.612022
Online Application Guidance for Heterogeneous Memory Systems · ACM Trans. Archit. Code Optim. 2022
Memory systems
tiered memory
0.612022
Online Application Guidance for Heterogeneous Memory Systems · ACM Trans. Archit. Code Optim. 2022
Memory systems › DRAM
DRAM power management
0.312018
Cross-Layer Memory Management to Improve DRAM Energy Efficiency · ACM Trans. Archit. Code Optim. 2018
Energy-efficient computing › power management
memory power management
0.312018
Cross-Layer Memory Management to Improve DRAM Energy Efficiency · ACM Trans. Archit. Code Optim. 2018
Distributed systems › distributed resource management
object placement
0.312018
Cross-Layer Memory Management to Improve DRAM Energy Efficiency · ACM Trans. Archit. Code Optim. 2018
Memory systems
non-volatile memory
0.212022
Online Application Guidance for Heterogeneous Memory Systems · ACM Trans. Archit. Code Optim. 2022
Operating systems › resource management
memory management
0.112018
Cross-Layer Memory Management to Improve DRAM Energy Efficiency · ACM Trans. Archit. Code Optim. 2018

Methods — techniques the papers use, named apart from their topics

sampling-based analysis · 0.7object profiling · 0.7runtime monitoring · 0.6online profiling · 0.6
YearPublicationVenuePosition
2022 Online Application Guidance for Heterogeneous Memory Systems
abstract
As scaling of conventional memory devices has stalled, many high-end computing systems have begun to incorporate alternative memory technologies to meet performance goals. Since these technologies present distinct advantages and tradeoffs compared to conventional DDR* SDRAM, such as higher bandwidth with lower capacity or vice versa, they are typically packaged alongside conventional SDRAM in a heterogeneous memory architecture. To utilize the different types of memory efficiently, new data management strategies are needed to match application usage to the best available memory technology. However, current proposals for managing heterogeneous memories are limited, because they either (1) do not consider high-level application behavior when assigning data to different types of memory or (2) require separate program execution (with a representative input) to collect information about how the application uses memory resources. This work presents a new data management toolset to address the limitations of existing approaches for managing complex memories. It extends the application runtime layer with automated monitoring and management routines that assign application data to the best tier of memory based on previous usage, without any need for source code modification or a separate profiling run. It evaluates this approach on a state-of-the-art server platform with both conventional DDR4 SDRAM and non-volatile Intel Optane DC memory, using both memory-intensive high-performance computing (HPC) applications as well as standard benchmarks. Overall, the results show that this approach improves program performance significantly compared to a standard unguided approach across a variety of workloads and system configurations. The HPC applications exhibit the largest benefits, with speedups ranging from 1.4× to 7× in the best cases. Additionally, we show that this approach achieves similar performance as a comparable offline profiling-based approach after a short startup period, without requiring separate program execution or offline analysis steps.
Matthew Benjamin Olson, Brandon Kammerdiener, Michael R. Jantz, Kshitij A. Doshi, Terry R. Jones
ACM Trans. Archit. Code Optim.1
2018 MemBrain: Automated Application Guidance for Hybrid Memory Systems
abstract
Computer systems with multiple tiers of memory devices with different latency, bandwidth, and capacity char­acteristics are quickly becoming mainstream. Due to cost and physical limitations, device tiers that enable better performance typically include less capacity. Such heterogeneous memory systems require alternative data management strategies to utilize the capacity-constrained resources efficiently. However, current techniques are often limited because they rely on inflexible hardware caching or manual modifications to source code. This paper introduces MemBrain, a new memory management framework that automates the production and use of data-tiering guidance for applications on hybrid memory systems. MemBrain employs program profiling and source code analysis to enable transparent and efficient data placement across different types of memory. It automatically clusters data with similar expected usage patterns into page-aligned regions of virtual addresses (arenas), and uses offline profile feedback to direct low-level tier assignments for each region. We evaluate MemBrain on an Intel Knights Landing server machine with an upper tier of limited capacity (but higher bandwidth) MCDRAM and a lower tier of conventional DDR4 using a selection of high-bandwidth benchmarks from SPEC CPU 2017 as well as two proxy apps (Lulesh and AMG), and one full scale scientific application (QMCPACK). Our evaluation shows that MemBrain can achieve significant performance and efficiency improvements compared to current guided and unguided management strategies.
Matthew Benjamin Olson, Tong Zhou 0007, Michael R. Jantz, Kshitij A. Doshi, M. Graham Lopez, Oscar R. Hernandez
NAS1
2018 Cross-Layer Memory Management to Improve DRAM Energy Efficiency
abstract
Controlling the distribution and usage of memory power is often difficult, because these effects typically depend on activity across multiple layers of the vertical execution stack. To address this challenge, we construct a novel and collaborative framework that employs object placement, cross-layer communication, and page-level management to effectively distribute application objects in the DRAM hardware to achieve desired power/performance goals. This work describes the design and implementation of our framework, which is the first to integrate automatic object profiling and analysis at the application layer with fine-grained management of memory hardware resources in the operating system. We demonstrate the utility of this framework by employing it to control memory power consumption more effectively. First, we design a custom memory-intensive workload to show the potential of this approach to reduce DRAM energy consumption. Next, we develop sampling and profiling-based analyses and modify the code generator in the HotSpot VM to understand object usage patterns and automatically control the placement of hot and cold objects in a partitioned VM heap. This information is communicated to the operating system, which uses it to map the logical application pages to the appropriate DRAM modules according to user-defined provisioning goals. The evaluation shows that our Java VM-based framework achieves our goal of significant DRAM energy savings across a variety of workloads, without any source code modifications or recompilations.
Matthew Benjamin Olson, Joseph T. Teague, Divyani Rao, Michael R. Jantz, Kshitij A. Doshi, Prasad A. Kulkarni
ACM Trans. Archit. Code Optim.1