Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Carlos Chinea Perez

dblp:230/7972 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
1since 2021 · last 2022
—ORCID · unresolved

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 2 · 1 since 2021Security and privacy · 1

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Network and information security
3 papers
Systems and software security · 87% Hardware security and side channels · 13%
Software engineering, system software, and programming languages
1 paper
Compilers and program optimization · 100%

Topics — the 7 heaviest of 8, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Systems and software security
memory safety
1.022022
Toward Register Spilling Security Using LLVM and ARM Pointer Authentication · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2022
PAC it up: Towards Pointer Integrity using ARM Pointer Authentication · USENIX Security Symposium 2019
Systems and software security › memory protection
pointer authentication
0.722022
Toward Register Spilling Security Using LLVM and ARM Pointer Authentication · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2022
Camouflage: Hardware-assisted CFI for the ARM Linux kernel · DAC 2020
Systems and software security › trusted computing
trusted execution
0.612022
Toward Register Spilling Security Using LLVM and ARM Pointer Authentication · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 2022
Hardware security and side channels
trusted execution environments
0.522020
PAC it up: Towards Pointer Integrity using ARM Pointer Authentication · USENIX Security Symposium 2019
Camouflage: Hardware-assisted CFI for the ARM Linux kernel · DAC 2020
Systems and software security › memory safety
control-flow integrity
0.412020
Camouflage: Hardware-assisted CFI for the ARM Linux kernel · DAC 2020
Systems and software security
operating system security
0.412020
Camouflage: Hardware-assisted CFI for the ARM Linux kernel · DAC 2020
Systems and software security › memory safety
pointer integrity
0.412019
PAC it up: Towards Pointer Integrity using ARM Pointer Authentication · USENIX Security Symposium 2019

Methods — techniques the papers use, named apart from their topics

LLVM compiler passes · 1.1ARM pointer authentication · 1.1pointer authentication · 0.4
YearPublicationVenuePosition
2022 Toward Register Spilling Security Using LLVM and ARM Pointer Authentication
abstract
Modern reduced instruction set computer processors are based on a load/store architecture, where all computations are performed on register operands. Compilers therefore allocate registers based on demand, and when occupancy is at maximum, register contents are spilled onto the stack and then retrieved later as data is needed. This phenomenon has security implications that cannot be ignored, as data on the stack is subject to well-known memory corruption attacks. Moreover, works presented so far are mainly targeting protection of pointers to code (e.g., return addresses), but are ineffective for protecting other context data in the stack. This article presents a security solution for spilled registers, generalizing the use of ARM pointer authentication (PA) for this purpose. The protection is enforced by the LLVM compiler via additional compiler passes and modifications. The solution provides guarantees for both integrity and confidentiality protection, and also addressing reuse attack problems associated with PA usage. Experimental data collected demonstrates the effectiveness of the solution against corruption and eavesdropping. We test our solution using SPEC CPU 2017, which confirms the functional viability of our solution. Additionally, we expose real-world performance overhead metrics of our protection design on a ARM-PA-enabled processor.
Andrea Fanti 0002, Carlos Chinea Perez, Rémi Denis-Courmont, Gianluca Roascio, Jan-Erik Ekberg
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.2
2020 Camouflage: Hardware-assisted CFI for the ARM Linux kernel
abstract
Software control-flow integrity (CFI) solutions have been applied to the Linux kernel for memory protection. Due to performance costs, deployed software CFI solutions are coarse grained. In this work, we demonstrate a precise hardware-assisted kernel CFI running on widely-used off-the-shelf processors. Specifically, we use the ARMv8.3 pointer authentication (PAuth) extension and present a design that uses it to achieve strong security guarantees with minimal performance penalties. Furthermore, we show how deployment of such security primitives in the kernel can significantly differ from their user space application.
Rémi Denis-Courmont, Hans Liljestrand, Carlos Chinea Perez, Jan-Erik Ekberg
DAC3
2019 PAC it up: Towards Pointer Integrity using ARM Pointer Authentication
Hans Liljestrand, Thomas Nyman, Carlos Chinea Perez, Jan-Erik Ekberg, N. Asokan
USENIX Security Symposium4