Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.

Nishit P. Parikh

dblp:24/4380 · DBLP profile ↗
← Back
3ranked-venue papers
2as first author
0since 2021 · last 1993
—ORCID · none

Domains — the database's venue-derived domains; a paper can count in several

Systems, architecture and hardware · 3 · 2 first-author

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Electronic design automation · 100%
Theoretical computer science
1 paper
Algorithms and data structures · 100%

Topics — the 3 heaviest of 3, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Electronic design automation
design data management
0.011993
HS: a hierarchical search package for CAD data · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993
Electronic design automation
physical design
0.011993
HS: a hierarchical search package for CAD data · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993
Algorithms and data structures › search algorithms
hierarchical search
0.011993
HS: a hierarchical search package for CAD data · IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 1993

Methods — techniques the papers use, named apart from their topics

hierarchical pruning · 0.0amortized analysis · 0.0
YearPublicationVenuePosition
1993 HS: a hierarchical search package for CAD data
abstract
An algorithm that implicitly searches the flattened VLSI netlist data space without first constructing it is presented. In traditional methods, the entire search space of size n (e.g. the total number of instances) is constructed explicitly to allow a fast O(1) query time. The new algorithm uses circuit hierarchy to prune the search effectively. It is shown that the size of a hierarchical netlist is o(n), and a query can be executed in O(1) amortized time.>
Nishit P. Parikh, Chi-Yuan Lo, Anoop Singhal, Kwok W. Wu
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.1
1990 HS: A Hierarchical Search Package for CAD Data
abstract
A hierarchical search software package that allows an application to retrieve flattened netlist data from a hierarchical netlist database. An algorithm is presented that implicitly searches the entire VLSI CAD net list data space without first constructing it. While traditional methods construct the entire search space explicitly, which helps to achieve a fast O(1) query time but requires Omega (n) space, this method relies on the circuit hierarchy to prune the search effectively. It is shown that the hierarchical net list data space is smaller by a factor of O(n/sup epsilon /). Where O>
Nishit P. Parikh, Chi-Yuan Lo, Anoop Singhal, Kwok W. Wu
ICCAD1
1989 A data model and architecture for VLSI/CAD databases
abstract
A design data manager is emerging as an important component of an integrated CAD system. The authors present a semantic data model and an architecture for VLSI/CAD databases. The data model provides mechanisms to represent the design entities the relationships among them in a unified way. A key feature of the system architecture is that it exploits design hierarchy to provide high performance. A data manager based on this model has been implemented and used by a set of diverse applications. In conjunction with efficient data flow, the data manager can serve to improve software productivity.>
Anoop Singhal, Nishit P. Parikh, Debaprosad Dutt, Chi-Yuan Lo
ICCAD2