Demonstration venue · read-only. Every page can be browsed; the buttons that would change it are switched off. Create an account to run TaxoReview on your own data. A simulation from public publication records: the people listed were not invited and did not agree to review.
? Tutorial for this page

Deepali Garg

dblp:248/1639 · DBLP profile ↗
← Back
3ranked-venue papers
0as first author
2since 2021 · last 2024
0009-0003-3304-9599ORCID · reported

Domains — the database's venue-derived domains; a paper can count in several

Security and privacy · 2 · 1 since 2021Systems, architecture and hardware · 1 · 1 since 2021

Expertise — from the expertise taxonomy: the topics of the expert's papers under the CCF categories. A weight counts papers with recency: 1 for a paper about the topic, 0.3 when the topic is its context, halved every five years.

Computer architecture, parallel and distributed computing, and storage systems
1 paper
Integrated circuit design · 77% Electronic design automation · 23%
Computer networks
1 paper
Internet of things and sensor networks · 50% Network measurement and analytics · 50%
Network and information security
2 papers
Hardware security and side channels · 100%

Topics — the 3 heaviest of 6, each with the papers that count most for it

TopicWeightPapersLastEvidence papers
Hardware security and side channels › hardware obfuscation
split manufacturing
0.812024
An IP-Agnostic Foundational Cell Array Offering Supply Chain Security · DAC 2024
Integrated circuit design › ASIC design
standard cell design
0.812024
An IP-Agnostic Foundational Cell Array Offering Supply Chain Security · DAC 2024
Electronic design automation
physical design
0.212024
An IP-Agnostic Foundational Cell Array Offering Supply Chain Security · DAC 2024
YearPublicationVenuePosition
2024 An IP-Agnostic Foundational Cell Array Offering Supply Chain Security
abstract
Growing IC manufacturing complexity and reliance on third-party fabrication create supply chain fragility, contributing to chip shortages and IP security risks. General-purpose ICs can mitigate manufacturing security risks but rely on software-based configurations, which is not optimal for high-consequence applications. Our work proposes a novel IP-agnostic Foundational Cell Array (FC-Array) platform to overcome these challenges. Built on verified standard cells and industry-standard EDA tools, this platform preserves many advantages of an ASIC. By incorporating 3D split manufacturing, we provide semantically secure IP protection and a base wafer that can be stockpiled. Our tests demonstrate both power-efficient (100 MHz) and high-performance (1 GHz) options. In a post-place-and-route simulated 28nm design, our FC-Array shows a worst-case 1.85x increase in power consumption and a 2.61x increase in area compared to standard cell ASICs for equivalent timing performance.
Christopher Talbot, Deepali Garg, Lawrence T. Pileggi, Ken Mai
DAC2
2022 MAB-Malware: A Reinforcement Learning Framework for Blackbox Generation of Adversarial Malware
abstract
Modern commercial antivirus systems increasingly rely on machine learning (ML) to keep up with the rampant inflation of new malware. However, it is well-known that machine learning models are vulnerable to adversarial examples (AEs). Previous works have shown that ML malware classifiers are fragile to the white-box adversarial attacks. However, ML models used in commercial antivirus (AV) products are usually not available to attackers and only return hard classification labels. Therefore, it is more practical to evaluate the robustness of ML models and real-world AVs in a pure black-box manner. We propose a black-box Reinforcement Learning (RL) based framework to generate AEs for PE malware classifiers and AV engines. It regards the adversarial attack problem as a multi-armed bandit problem, which finds an optimal balance between exploiting the successful patterns and exploring more varieties. Compared to other frameworks, our improvements lie in three points: 1) limiting the exploration space by modeling the generation process as a stateless process to avoid combination explosions, 2) reusing the successful payload in modeling; and 3) minimizing the changes on AE samples to correctly assign the rewards in RL learning (which also helps identify the root cause of evasions). As a result, our framework has much higher evasion rates than other off-the-shelf frameworks. Results show it has over 74%--97% evasion rate for two state-of-the-art ML detectors and over 32%--48% evasion rate for commercial AVs in a pure black-box setting. We also demonstrate that the transferability of adversarial attacks among ML-based classifiers is higher than that between ML-based classifiers and commercial AVs.
Xuezixiang Li, Sadia Afroz 0001, Deepali Garg, Dmitry Kuznetsov, Heng Yin 0001
AsiaCCS4
2019 All Things Considered: An Analysis of IoT Devices on Home Networks
Deepak Kumar 0006, Kelly Shen, Benton Case, Deepali Garg, Galina Alperovich, Dmitry Kuznetsov, Rajarshi Gupta, Zakir Durumeric
USENIX Security Symposium4